

ARM CortexTM-M0 32-BIT MICROCONTROLLER

NuMicro[™] Family NUC100 Series Technical Reference Manual

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

Publication Release Date: Dec. 22, 2010

Revision V1.06

nuvoton

Contents

1		RAL DESCRIPTION	
2		URES	
	2.1	NuMicro™ NUC100 Features – Advanced Line	
	2.2	NuMicro™ NUC120 Features – USB Line	18
	2.3	NuMicro™ NUC130 Features – Automotive Line	22
	2.4	NuMicro™ NUC140 Features – Connectivity Line	26
3	PARTS	S INFORMATION LIST AND PIN CONFIGURATION	30
	3.1	NuMicro™ NUC100 Products Selection Guide	30
		3.1.1 NuMicro™ NUC100 Medium Density Advance Line Selection Guide	30
		3.1.2 NuMicro™ NUC100 Low Density Advance Line Selection Guide	30
	3.2	NuMicro™ NUC120 Products Selection Guide	31
		3.2.1 NuMicro™ NUC120 Medium Density USB Line Selection Guide	
		3.2.2 NuMicro™ NUC120 Low Density USB Line Selection Guide	31
	3.3	NuMicro™ NUC130 Products Selection Guide	32
		3.3.1 NuMicro™ NUC130 Medium Density Automotive Line Selection Guide	
		3.3.2 NuMicro™ NUC130 Low Density Automotive Line Selection Guide	32
	3.4	NuMicro™ NUC140 Products Selection Guide	33
		3.4.1 NuMicro™ NUC140 Medium Density Connectivity Line Selection Guide	
		3.4.2 NuMicro™ NUC140 Low Density Connectivity Line Selection Guide	
	3.5	Pin Configuration	35
		3.5.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density Pin Diagram	
		3.5.2 NuMicro™ NUC100/120/130/140 Low Density Pin Diagram	
	3.6	Pin Description	55
		3.6.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density Pin Description	
		3.6.2 NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density Pin Description	
4		K DIAGRAM	
	4.1	NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density Block Diagram	
		4.1.1 NuMicro™ NUC100 Medium Density Block Diagram	
		4.1.2 NuMicro™ NUC120 Medium Density Block Diagram	
		4.1.3 NuMicro™ NUC130 Medium Density Block Diagram	
	4.2	4.1.4 NuMicro™ NUC140 Medium Density Block Diagram	
	4.2	NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density Block Diagram	
		4.2.1 NuMicro™ NUC100 Low Density Block Diagram	
		4.2.2 NuMicro™ NUC120 Low Density Block Diagram4.2.3 NuMicro™ NUC130 Low Density Block Diagram	
		4.2.4 NuMicro™ NUC140 Low Density Block Diagram	
5	FUNC.	TIONAL DESCRIPTION	
-	5.1	ARM [®] Cortex™-M0 Core	
	5.2	System Manager	
	J. <u>L</u>	5.2.1 Overview	
		U.2. 1 UVGI VIGVV	113

- 2 -

nuvoton

	5.2.2	System Reset	113
	5.2.3	System Power Distribution	114
	5.2.4	System Memory Map	116
	5.2.5	System Manager Control Registers	118
	5.2.6	System Timer (SysTick)	154
	5.2.7	Nested Vectored Interrupt Controller (NVIC)	159
	5.2.8	System Control Register	183
5.3	Clock	Controller	191
	5.3.1	Overview	191
	5.3.2	Clock Generator	
	5.3.3	System Clock & SysTick Clock	
	5.3.4	Peripherals Clock	
	5.3.5	Power down mode (Deep Sleep Mode) Clock	
	5.3.6	Frequency Divider Output	
	5.3.7	Register Map	
	5.3.8	Register Description	
5.4	USBI	Device Controller (USB)	
•		Overview	
	5.4.1 5.4.2	Features	
	5.4.2	Block Diagram	
	5.4.4	Function Description	
	5.4.5	Register and Memory Map	
	5.4.6	Register Description	
5.5		ral Purpose I/O	
5.5		•	
	5.5.1	Overview	
	5.5.2	Features	
	5.5.3	Function Description	
	5.5.4	Register Map	
- 0	5.5.5	Register Description	
5.6	I'C Se	erial Interface Controller (Master/Slave) (I ² C)	
	5.6.1	Overview	
	5.6.2	Features	
	5.6.3	Function Description	261
	5.6.4	Protocol Registers	
	5.6.5	Register Map	
	5.6.6	Register Description	
	5.6.7	Modes of Operation	
	5.6.8	Data Transfer Flow in Five Operating Modes	
5.7	PWM	Generator and Capture Timer (PWM)	283
	5.7.1	Overview	283
	5.7.2	Features	284
	5.7.3	Block Diagram	285
	5.7.4	Function Description	289
	5.7.5	Register Map	296
	5.7.6	Register Description	299
5.8	Real	Time Clock (RTC)	322
	E 0 1	Overview	322

nuvoton

	5.8.2	Features	322
	5.8.3	Block Diagram	323
	5.8.4	Function Description	324
	5.8.5	Register Map	326
	5.8.6	Register Description	327
5.9	Serial	Peripheral Interface (SPI)	341
	5.9.1	Overview	341
	5.9.2	Features	341
	5.9.3	Block Diagram	342
	5.9.4	Function Description	343
	5.9.5	Timing Diagram	350
	5.9.6	Programming Examples	353
	5.9.7	Register Map	355
	5.9.8	Register Description	356
5.10	Timer	Controller (TMR)	366
	5.10.1	Overview	366
	5.10.2	Features	366
	5.10.3	Block Diagram	367
	5.10.4	Function Description	368
	5.10.5	Register Map	369
	5.10.6	Register Description	370
5.11	Watch	ndog Timer (WDT)	375
	5.11.1	Overview	375
	5.11.2	Features	377
	5.11.3	Block Diagram	377
	5.11.4	Register Map	378
	5.11.5	Register Description	379
5.12	UART	Interface Controller (UART)	381
	5.12.1	Overview	381
	5.12.2	Features	383
	5.12.3	Block Diagram	384
	5.12.4	IrDA Mode	
	5.12.5	LIN (Local Interconnection Network) mode	
	5.12.6	RS-485 function mode (Low Density Only)	390
	5.12.7	Register Map	392
	5.12.8	Register Description	394
5.13	Contro	oller Area Network (CAN)	419
	5.13.1	Overview	419
	5.13.2	Features	419
	5.13.3	Block Diagram	420
	5.13.4	Functional Description	421
	5.13.5	Register Map	
	5.13.6	Register Description	429
5.14	PS2 D	Device Controller (PS2D)	453
	5.14.1	Overview	
	5.14.2		
	5.14.3		

nuvoton

6

	5.14.4	Functional Description	455
	5.14.5	Register Map	460
	5.14.6	Register Description	
5.15	I ² S Co	ntroller (I ² S)	468
	5.15.1	Overview	468
	5.15.2	Features	468
	5.15.3	Block Diagram	469
	5.15.4	Functional Description	470
	5.15.5	Register Map	
	5.15.6	Register Description	
5.16	Analog	g-to-Digital Converter (ADC)	485
	5.16.1	Overview	485
	5.16.2	Features	485
	5.16.3	Block Diagram	
	5.16.4	Functional Description	
	5.16.5	Register Map	
	5.16.6	Register Description	
5.17	Analog	g Comparator (CMP)	
	5.17.1	Overview	508
	5.17.2	Features	
	5.17.3	Block Diagram	
	5.17.4	Functional Description	
	5.17.5	Register Map	
5 40	5.17.6	Register Description	
5.18		Controller (PDMA)	
	5.18.1	Overview	
	5.18.2	Features	
	5.18.3	Block Diagram	
	5.18.4	Function Description	
	5.18.5	Register Map	
5.19	5.18.6	Register Descriptional Bus Interface (EBI)	
5.19		· · ·	
	5.19.1 5.19.2	Overview	
	5.19.2	Features Block Diagram	
	5.19.3	Function Description	
	5.19.4	Register Map	
	5.19.6	Register Description	
FLAS		DRY CONTROLLER (FMC)	
6.1		ew	
6.2		es	
6.3		Diagram	
6.4	Flash I	Memory Organization	554
6.5	Boot S	Selection	557
6.6	Data F	ilash	557

nuvoton

	6.7	User Configuration	559
	6.8	In System Program (ISP)	562
		6.8.1 ISP Procedure	.562
	6.9	Flash Control Register Map	565
	6.10	Flash Control Register Description	566
7	ELECT	RICAL CHARACTERISTICS	574
	7.1	Absolute Maximum Ratings	574
	7.2	DC Electrical Characteristics	
		7.2.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density DC Elect Characteristics	
		7.2.2 NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density DC Elect Characteristics	
		7.2.3 Operating Current Curve (Test condition: run NOP)	
		7.2.4 Idle Current Curve	
		7.2.5 Power Down Current Curve	
	7.3	AC Electrical Characteristics	589
		7.3.1 External 4~24MHz Crystal	.589
		7.3.2 External 32.768 kHz Crystal	.590
		7.3.3 Internal 22.1184 MHz Oscillator	
		7.3.4 Internal 10 kHz Oscillator	.590
	7.4	Analog Characteristics	591
		7.4.1 Specification of 12-bit SARADC	.591
		7.4.2 Specification of LDO & Power management	.592
		7.4.3 Specification of Low Voltage Reset	.593
		7.4.4 Specification of Brownout Detector	.593
		7.4.5 Specification of Power-On Reset (5V)	
		7.4.6 Specification of Temperature Sensor	
		7.4.7 Specification of Comparator	
		7.4.8 Specification of USB PHY	
8	PACKA	AGE DIMENSIONS	
	8.1	100L LQFP (14x14x1.4 mm footprint 2.0mm)	
	8.2	64L LQFP (10x10x1.4mm footprint 2.0 mm)	597
	8.3	48L LQFP (7x7x1.4mm footprint 2.0mm)	598
9	REVIS	ION HISTORY	599

- 6 -

nuvoton

Figures

Figure 3-1 NuMicro™ NUC100 Series selection code	34
Figure 3-2 NuMicro™ NUC100 Medium Density LQFP 100-pin Pin Diagram	35
Figure 3-3 NuMicro™ NUC100 Medium Density LQFP 64-pin Pin Diagram	36
Figure 3-4 NuMicro™ NUC100 Medium Density LQFP 48-pin Pin Diagram	37
Figure 3-5 NuMicro™ NUC120 Medium Density LQFP 100-pin Pin Diagram	38
Figure 3-6 NuMicro™ NUC120 Medium Density LQFP 64-pin Pin Diagram	39
Figure 3-7 NuMicro™ NUC120 Medium Density LQFP 48-pin Pin Diagram	40
Figure 3-8 NuMicro™ NUC130 Medium Density LQFP 100-pin Pin Diagram	41
Figure 3-9 NuMicro™ NUC130 Medium Density LQFP 64-pin Pin Diagram	42
Figure 3-10 NuMicro™ NUC130 Medium Density LQFP 48-pin Pin Diagram	43
Figure 3-11 NuMicro™ NUC140 Medium Density LQFP 100-pin Pin Diagram	44
Figure 3-12 NuMicro™ NUC140 Medium Density LQFP 64-pin Pin Diagram	45
Figure 3-13 NuMicro™ NUC140 Medium Density LQFP 48-pin Pin Diagram	46
Figure 3-14 NuMicro™ NUC100 Low Density LQFP 64-pin Pin Diagram	47
Figure 3-15 NuMicro™ NUC100 Low Density LQFP 48-pin Pin Diagram	48
Figure 3-16 NuMicro™ NUC120 Low Density LQFP 64-pin Pin Diagram	49
Figure 3-17 NuMicro™ NUC120 Low Density LQFP 48-pin Pin Diagram	50
Figure 3-18 NuMicro™ NUC130 Low Density LQFP 64-pin Pin Diagram	51
Figure 3-19 NuMicro™ NUC130 Low Density LQFP 48-pin Pin Diagram	52
Figure 3-20 NuMicro™ NUC140 Low Density LQFP 64-pin Pin Diagram	53
Figure 3-21 NuMicro™ NUC140 Low Density LQFP 48-pin Pin Diagram	54
Figure 4-1 NuMicro™ NUC100 Medium Density Block Diagram	103
Figure 4-2 NuMicro™ NUC120 Medium Density Block Diagram	104
Figure 4-3 NuMicro™ NUC130 Medium Density Block Diagram	105
Figure 4-4 NuMicro™ NUC140 Medium Density Block Diagram	106
Figure 4-5 NuMicro™ NUC100 Low Density Block Diagram	107
Figure 4-6 NuMicro™ NUC120 Low Density Block Diagram	108
Figure 4-7 NuMicro™ NUC130 Low Density Block Diagram	109
Figure 4-8 NuMicro™ NUC140 Low Density Block Diagram	110
Figure 5-1 Functional Controller Diagram	111
Figure 5-2 NuMicro™ NUC120/NUC140 Power Distribution Diagram	114
Figure 5-3 NuMicro™ NUC100/ NUC130 Power Distribution Diagram	115
Figure 5-4 Clock generator block diagram	191
Figure 5-5 System Clock Block Diagram	192

nuvoton

Figure 5-6 SysTick Clock Control Block Diagram	192
Figure 5-7 Clock Source of Frequency Divider	194
Figure 5-8 Block Diagram of Frequency Divider	194
Figure 5-9 USB Block Diagram	216
Figure 5-10 Wakeup Interrupt Operation Flow	218
Figure 5-11 Endpoint SRAM Structure	219
Figure 5-12 Setup Transaction followed by Data in Transaction	220
Figure 5-13 Data Out Transfer	220
Figure 5-14 Push-Pull Output	241
Figure 5-15 Open-Drain Output	242
Figure 5-16 Quasi-bidirectional I/O Mode	242
Figure 5-17 I ² C Bus Timing	259
Figure 5-18 I ² C Protocol	261
Figure 5-19 Master Transmits Data to Slave	261
Figure 5-20 Master Reads Data from Slave	261
Figure 5-21 START and STOP condition	262
Figure 5-22 Bit Transfer on the I ² C bus	263
Figure 5-23 Acknowledge on the I ² C bus	263
Figure 5-24 I ² C Data Shifting Direction	265
Figure 5-25: I ² C Time-out Count Block Diagram	266
Figure 5-26 Legend for the following five figures	277
Figure 5-27 Master Transmitter Mode	278
Figure 5-28 Master Receiver Mode	279
Figure 5-29 Slave Transmitter Mode	280
Figure 5-30 Slave Receiver Mode	281
Figure 5-31 GC Mode	282
Figure 5-32 PWM Generator 0 Clock Source Control	285
Figure 5-33 PWM Generator 0 Architecture Diagram	285
Figure 5-34 PWM Generator 2 Clock Source Control	286
Figure 5-35 PWM Generator 2 Architecture Diagram	286
Figure 5-36 PWM Generator 4 Clock Source Control	287
Figure 5-37 PWM Generator 4 Architecture Diagram	287
Figure 5-38 PWM Generator 6 Clock Source Control	288
Figure 5-39 PWM Generator 6 Architecture Diagram	288
Figure 5-40 Legend of Internal Comparator Output of PWM-Timer	289
Figure 5-41 PWM-Timer Operation Timing	290
Figure 5-42 PWM Double Buffering Illustration	290

nuvoton

Figure 5-43 PWM Controller Output Duty Ratio	291
Figure 5-44 Paired-PWM Output with Dead Zone Generation Operation	291
Figure 5-45 Capture Operation Timing	292
Figure 5-46 PWM Group A PWM-Timer Interrupt Architecture Diagram	293
Figure 5-47 PWM Group B PWM-Timer Interrupt Architecture Diagram	293
Figure 5-48 RTC Block Diagram	323
Figure 5-49 SPI Block Diagram	342
Figure 5-50 SPI Master Mode Application Block Diagram	343
Figure 5-51 SPI Slave Mode Application Block Diagram	343
Figure 5-52 Variable Serial Clock Frequency	345
Figure 5-53 32-Bit in one Transaction	345
Figure 5-54 Two Transactions in One Transfer (Burst Mode)	346
Figure 5-55 Byte Reorder	347
Figure 5-56 Timing Waveform for Byte Suspend	348
Figure 5-57 Two Bits Transfer Mode	349
Figure 5-58 SPI Timing in Master Mode	350
Figure 5-59 SPI Timing in Master Mode (Alternate Phase of SPICLK)	351
Figure 5-60 SPI Timing in Slave Mode	351
Figure 5-61 SPI Timing in Slave Mode (Alternate Phase of SPICLK)	352
Figure 5-62 Timer Controller Block Diagram	367
Figure 5-63 Clock Source of Timer Controller	367
Figure 5-64 Timing of Interrupt and Reset Signal	376
Figure 5-65 Watchdog Timer Clock Control	377
Figure 5-66 Watchdog Timer Block Diagram	377
Figure 5-67 UART Clock Control Diagram	384
Figure 5-68 UART Block Diagram	384
Figure 5-69 Auto Flow Control Block Diagram	386
Figure 5-70 IrDA Block Diagram	387
Figure 5-71 IrDA TX/RX Timing Diagram	388
Figure 5-72 Structure of LIN Frame	389
Figure 5-73 Structure of RS-485 Frame	391
Figure 5-74 CAN Bus Block Diagram	420
Figure 5-75 Format of DATA FRAME	
Figure 5-76 Standard Format in ARBITRATION FIELD	423
Figure 5-77 Extended Format in ARBITRATION FIELD	423
Figure 5-78 Format of CONTROL FIELD	424
Figure 5-79 Format of CRC FIELD	425

nuvoton

Figure 5-80 Format of ACK FIELD	. 426
Figure 5-81 Format of REMOTE FRAME	. 427
Figure 5-82 Format of ERROR FRAME	. 427
Figure 5-83 PS/2 Device Block Diagram	. 454
Figure 5-84 Data Format of Device-to-Host	. 456
Figure 5-85 Data Format of Host-to-Device	. 456
Figure 5-86 PS/2 Bit Data Format	. 457
Figure 5-87 PS/2 Bus Timing	. 457
Figure 5-88 PS/2 Data Format	. 459
Figure 5-89 I ² S Clock Control Diagram	. 469
Figure 5-90 I ² S Controller Block Diagram	. 469
Figure 5-91 I ² S Bus Timing Diagram (Format =0)	. 470
Figure 5-92 MSB Justified Timing Diagram (Format=1)	. 470
Figure 5-93 FIFO contents for various I ² S modes	. 471
Figure 5-94 ADC Controller Block Diagram	. 486
Figure 5-95 ADC Converter Self-Calibration Timing Diagram	. 487
Figure 5-96 ADC Clock Control	. 488
Figure 5-97 Single Mode Conversion Timing Diagram	. 488
Figure 5-98 Single-Cycle Scan on Enabled Channels Timing Diagram	. 489
Figure 5-99 Continuous Scan on Enabled Channels Timing Diagram	. 490
Figure 5-100 A/D Conversion Result Monitor Logics Diagram	. 491
Figure 5-101 A/D Controller Interrupt	. 492
Figure 5-102 ADC single-end input conversion voltage and conversion result mapping dia	
Figure 5-103 ADC differential input conversion voltage and conversion result mapping diag	_
Figure 5-104 Analog Comparator Block Diagram	. 509
Figure 5-105 Comparator Controller Interrupt Sources	. 510
Figure 5-106 Medium Density PDMA Controller Block Diagram	. 516
Figure 5-107 Low Density PDMA Controller Block Diagram	. 517
Figure 5-108 EBI Block Diagram	. 542
Figure 5-109 Connection of 16-bit EBI Data Width with 16-bit Device	. 543
Figure 5-110 Connection of 8-bit EBI Data Width with 8-bit Device	. 543
Figure 5-111 Timing Control Waveform for 16bit Data Width	. 545
Figure 5-112 Timing Control Waveform for 8bit Data Width	. 546
Figure 5-113 Timing Control Waveform for Insert Idle Cycle	. 547
Figure 6-1 Medium Density Flash Memory Control Block Diagram	. 552
Figure 6-2 Low Density Flash Memory Control Block Diagram	. 553

- 10 -

nuvoton

Figure 6-3 Low Density Flash Memory Organization	555
Figure 6-4 Low Density Flash Memory Organization	556
Figure 6-5 Medium Density Flash Memory Structure	557
Figure 6-6 Low Density Flash Memory Structure	558
Figure 7-1 Typical Crystal Application Circuit	589

nuvoton

Tables

Table 1-1 Connectivity Supported Table	13
Table 5-1 Address Space Assignments for On-Chip Controllers	117
Table 5-2 Exception Model	160
Table 5-3 System Interrupt Map	161
Table 5-4 Vector Table Format	162
Table 5-5 Power Down Mode Control Table	198
Table 5-6 Byte Order and Byte Suspend Conditions	348
Table 5-7 Watchdog Timeout Interval Selection	375
Table 5-8 UART Baud Rate Equation	381
Table 5-9 UART Baud Rate Setting Table	382
Table 5-10 UART Interrupt Sources and Flags Table In DMA Mode (Low Density Only)	411
Table 5-11 UART Interrupt Sources and Flags Table In Software Mode	411
Table 5-12 Baud rate equation table	414
Table 6-1 Medium Density Memory Address Map	554
Table 6-2 Low Density Memory Address Map	554
Table 6-3 ISP Mode	564

- 12 -



1 GENERAL DESCRIPTION

The NuMicro™ NUC100 Series is 32-bit microcontrollers with embedded ARM[®] Cortex™-M0 core for industrial control and applications which need rich communication interfaces. The Cortex™-M0 is the newest ARM[®] embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. NuMicro™ NUC100 Series includes NUC100, NUC120, NUC130 and NUC140 product line.

The NuMicro™ NUC100 Advanced Line embeds Cortex™-M0 core running up to 50 MHz with 32K/64K/128K-byte embedded flash, 4K/8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI/MICROWIRE, I²C, I²S, PWM Timer, GPIO, PS2, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-out Detector.

The NuMicro™ NUC120 USB Line with USB 2.0 full-speed function embeds Cortex™-M0 core running up to 50 MHz with 32K/64K/128K-byte embedded flash, 4K/8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI/MICROWIRE, I²C, I²S, PWM Timer, GPIO, PS2, USB 2.0 FS Device, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-out Detector.

The NuMicro™ NUC130 Automotive Line with CAN function embeds Cortex™-M0 core running up to 50 MHz with 64K/128K-byte embedded flash, 8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP.. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI/MICROWIRE, I²C, I²S, PWM Timer, GPIO, LIN, CAN, PS2, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-out Detector.

The NuMicro™ NUC140 Connectivity Line with USB 2.0 full-speed and CAN functions embeds Cortex™-M0 core running up to 50 MHz with 64K/128K-byte embedded flash, 8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP.. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI/MICROWIRE, I²C, I²S, PWM Timer, GPIO, LIN, CAN, PS2, USB 2.0 FS Device, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-out Detector.

Product Line	UART	SPI	I ² C	USB	LIN	CAN	PS2	I ² S
NUC100	•	•	•				•	•
NUC120	•	•	•	•			•	•
NUC130	•	•	•		•	•	•	•
NUC140	•	•	•	•	•	•	•	•

Table 1-1 Connectivity Supported Table



2 FEATURES

The equipped features are dependent on the product line and their sub products.

2.1 NuMicro™ NUC100 Features – Advanced Line

Core

- ARM[®] Cortex™-M0 core runs up to 50 MHz
- One 24-bit system timer
- Supports low power sleep-mode
- Single-cycle 32-bit hardware multiplier
- NVIC for the 32 interrupt inputs, each with 4-levels of priority
- Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Build-in LDO for wide operating voltage ranges from 2.5V to 5.5V

Flash EPROM Memory

- 32K/64K/128K bytes Flash EPROM for program code (128KB only support in Medium Density)
- 4KB flash for ISP loader
- Support In-system program(ISP) application code update
- 512 byte page erase for flash
- Configurable data flash address and size for 128KB system, fixed 4KB data flash for the 32KB and 64KB system (Only support 4KB data flash in Low Density)
- Support 2 wire ICP update through SWD/ICE interface
- Support fast parallel programming mode by external programmer

SRAM Memory

- 4K/8K/16K bytes embedded SRAM (16KB only support in Medium Density)
- Support PDMA mode

• PDMA (Peripheral DMA)

 Support 9 channels PDMA for automatic data transfer between SRAM and peripherals (Only support 1 channel in Low Density)

Clock Control

- Flexible selection for different applications
- Build-in 22.1184 MHz OSC (Trimmed to 1%) for system operation, and low power 10 kHz OSC for watchdog and wakeup sleep operation
- Support one PLL, up to 50 MHz, for high performance system operation
- External 4~24 MHz crystal input for precise timing operation
- External 32.768 kHz crystal input for RTC function and low power system operation

• GPIO

- Four I/O modes:
 - Quasi bi-direction
 - ◆ Push-Pull output
 - ◆ Open-Drain output
 - ◆ Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support

nuvoton

• Timer

- Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and auto-reload counting operation modes

Watch Dog Timer

- Multiple clock sources
- 8 selectable time out period from 6ms ~ 3.0sec (depends on clock source)
- WDT can wake up from power down or sleep mode
- Interrupt or reset selectable on watchdog time-out

• RTC

- Support software compensation by setting frequency compensate register (FCR)
- Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
- Support Alarm registers (second, minute, hour, day, month, year)
- Selectable 12-hour or 24-hour mode
- Automatic leap year recognition
- Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Support wake up function

PWM/Capture

- Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs
- Each PWM generator equipped with one clock source selector, one clock divider, one
 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
- Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs
- Support Capture interrupt

• UART

- Up to three UART controllers (Low Density only support 2 UART controllers)
- UART ports with flow control (TXD, RXD, CTS and RTS)
- UART0 with 63-byte FIFO is for high speed
- UART1/2(optional) with 15-byte FIFO for standard device
- Support IrDA (SIR) function
- Support RS-485 9 bit mode and direction control. (Low Density Only)
- Programmable baud-rate generator up to 1/16 system clock
- Support PDMA mode

• SPI

- Up to four sets of SPI controller
- Master up to 20 MHz, and Slave up to 10 MHz
- Support SPI/MICROWIRE master/slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 1 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently

- 15 -

- 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
- Support byte suspend mode in 32-bit transmission
- Support PDMA mode

nuvoton

$\bullet I^2C$

- Up to two sets of I2C device
- Master/Slave up to 1Mbit/s
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allow versatile rate control
- Support multiple address recognition (four slave address with mask option)

\bullet I²S

- Interface with external audio CODEC
- Operate as either master or slave mode
- Capable of handling 8, 16, 24 and 32 bit word sizes
- Mono and stereo audio data supported
- I²S and MSB justified data format supported
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive
- Generates interrupt requests when buffer levels cross a programmable boundary
- Support two DMA requests, one for transmit and one for receive

PS2 Device Controller

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus
- EBI (External bus interface) support (Low Density 64-pin Package Only)
 - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
 - Support 8bit/16bit data width
 - Support byte write in 16bit data width mode

ADC

- 12-bit SAR ADC with 600K SPS
- Up to 8-ch single-end input or 4-ch differential input
- Single scan/single cycle scan/continuous scan
- Each channel with individual result register
- Scan on enabled channels
- Threshold voltage detection
- Conversion start by software programming or external input
- Support PDMA mode

Analog Comparator

- Up to two analog comparator
- External input or internal bandgap voltage selectable at negative node
- Interrupt when compare result change
- Power down wake up
- One built-in temperature sensor with 1^oC resolution
- Brown-out detector
 - With 4 levels: 4.5V/3.8V/2.7V/2.2V

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 16 -

nuvoton

- Support Brownout Interrupt and Reset option
- Low Voltage Reset
 - Threshold voltage levels: 2.0V
- Operating Temperature: -40°C ~85°C
- Packages:
 - All Green package (RoHS)
 - LQFP 100-pin / 64-pin / 48-pin (100-pin for Medium Density Only)

- 17 -



2.2 NuMicro™ NUC120 Features – USB Line

Core

- ARM[®] Cortex[™]-M0 core runs up to 50 MHz
- One 24-bit system timer
- Supports low power sleep-mode
- Single-cycle 32-bit hardware multiplier
- NVIC for the 32 interrupt inputs, each with 4-levels of priority
- Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Build-in LDO for wide operating voltage ranges from 2.5V to 5.5V

Flash EPROM Memory

- 32K/64K/128K bytes Flash EPROM for program code (128KB only support in Medium Density)
- 4KB flash for ISP loader
- Support In-system program(ISP) application code update
- 512 byte page erase for flash
- Configurable data flash address and size for 128KB system, fixed 4KB data flash for the 32KB and 64KB system (Only support 4KB data flash in Low Density)
- Support 2 wire ICP update through SWD/ICE interface
- Support fast parallel programming mode by external programmer

SRAM Memory

- 4K/8K/16K bytes embedded SRAM (16KB only support in Medium Density)
- Support PDMA mode

PDMA (Peripheral DMA)

 Support 9 channels PDMA for automatic data transfer between SRAM and peripherals (Only support 1 channel in Low Density)

Clock Control

- Flexible selection for different applications
- Build-in 22.1184 MHz OSC (Trimmed to 1%) for system operation, and low power 10 kHz OSC for watchdog and wakeup sleep operation
- Support one PLL, up to 50 MHz, for high performance system operation
- External 4~24 MHz crystal input for USB and precise timing operation
- External 32.768 kHz crystal input for RTC function and low power system operation

• GPIO

- Four I/O modes:
 - Quasi bi-direction
 - ◆ Push-Pull output
 - ◆ Open-Drain output
 - ◆ Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support

• Timer

- Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and auto-reload counting operation modes

- 18 -

nuvoton

Watch Dog Timer

- Multiple clock sources
- 8 selectable time out period from 6ms ~ 3.0sec (depends on clock source)
- WDT can wake up from power down or sleep mode
- Interrupt or reset selectable on watchdog time-out

RTC

- Support software compensation by setting frequency compensate register (FCR)
- Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
- Support Alarm registers (second, minute, hour, day, month, year)
- Selectable 12-hour or 24-hour mode
- Automatic leap year recognition
- Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Support wake up function

• PWM/Capture

- Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs
- Each PWM generator equipped with one clock source selector, one clock divider, one
 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
- Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs
- Support Capture interrupt

UART

- Up to three UART controllers (Low Density only support 2 UART controllers)
- UART ports with flow control (TXD, RXD, CTS and RTS)
- UART0 with 63-byte FIFO is for high speed
- UART1/2(optional) with 15-byte FIFO for standard device
- Support IrDA (SIR) function
- Support RS-485 9 bit mode and direction control. (Low Density Only)
- Programmable baud-rate generator up to 1/16 system clock
- Support PDMA mode

• SPI

- Up to four sets of SPI controller
- Master up to 20 MHz, and Slave up to 10 MHz
- Support SPI/MICROWIRE master/slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 1 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently

- 19 -

- 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
- Support byte suspend mode in 32-bit transmission
- Support PDMA mode

nuvoton

$\bullet I^2C$

- Up to two sets of I²C device
- Master/Slave up to 1Mbit/s
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allow versatile rate control
- Support multiple address recognition (four slave address with mask option)

\bullet I²S

- Interface with external audio CODEC
- Operate as either master or slave mode
- Capable of handling 8, 16, 24 and 32 bit word sizes
- Mono and stereo audio data supported
- I²S and MSB justified data format supported
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive
- Generates interrupt requests when buffer levels cross a programmable boundary
- Support two DMA requests, one for transmit and one for receive

PS2 Device Controller

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus

• USB 2.0 Full-Speed Device

- One set of USB 2.0 FS Device 12Mbps
- On-chip USB Transceiver
- Provide 1 interrupt source with 4 interrupt events
- Support Control, Bulk In/Out, Interrupt and Isochronous transfers
- Auto suspend function when no bus signaling for 3 ms
- Provide 6 programmable endpoints
- Include 512 Bytes internal SRAM as USB buffer
- Provide remote wakeup capability

• EBI (External bus interface) support (Low Density 64-pin Package Only)

- Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
- Support 8bit/16bit data width
- Support byte write in 16bit data width mode

ADC

- 12-bit SAR ADC with 600K SPS
- Up to 8-ch single-end input or 4-ch differential input
- Single scan/single cycle scan/continuous scan
- Each channel with individual result register
- Scan on enabled channels
- Threshold voltage detection
- Conversion start by software programming or external input

- 20 -

Support PDMA Mode

nuvoton

- Analog Comparator
 - Up to two analog comparator
 - External input or internal bandgap voltage selectable at negative node
 - Interrupt when compare result change
 - Power down wake up
- One built-in temperature sensor with 1[°]C resolution
- Brown-out detector
 - With 4 levels: 4.5V/3.8V/2.7V/2.2V
 - Support Brownout Interrupt and Reset option
- Low Voltage Reset
 - Threshold voltage levels: 2.0V
- Operating Temperature: -40°C ~85°C
- Packages:
 - All Green package (RoHS)
 - LQFP 100-pin / 64-pin / 48-pin (100-pin for Medium Density Only)

- 21 -



2.3 NuMicro™ NUC130 Features – Automotive Line

Core

- ARM[®] Cortex™-M0 core runs up to 50 MHz
- One 24-bit system timer
- Supports low power sleep-mode
- Single-cycle 32-bit hardware multiplier
- NVIC for the 32 interrupt inputs, each with 4-levels of priority
- Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Build-in LDO for wide operating voltage ranges from 2.5V to 5.5V

• Flash EPROM Memory

- 64K/128K bytes Flash EPROM for program code (128KB only support in Medium Density)
- 4KB flash for ISP loader
- Support In-system program (ISP) application code update
- 512 byte page erase for flash
- Configurable data flash address and size for 128KB system, fixed 4KB data flash for 64KB system (Only support 4KB data flash in Low Density)
- Support 2 wire ICP update through SWD/ICE interface
- Support fast parallel programming mode by external programmer

SRAM Memory

- 8K/16K bytes embedded SRAM (16KB only support in Medium Density)
- Support PDMA mode

PDMA (Peripheral DMA)

 Support 9 channels PDMA for automatic data transfer between SRAM and peripherals (Only support 1 channel in Low Density)

Clock Control

- Flexible selection for different applications
- Build-in 22.1184 MHz OSC (Trimmed to 1%) for system operation, and low power 10 kHz OSC for watchdog and wakeup sleep operation
- Support one PLL, up to 50 MHz, for high performance system operation
- External 4~24 MHz crystal input for precise timing operation
- External 32.768 kHz crystal input for RTC function and low power system operation.

• GPIO

- Four I/O modes:
 - Quasi bi-direction
 - Push-Pull output
 - ◆ Open-Drain output
 - ◆ Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support

• Timer

- Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and auto-reload counting operation modes

- 22 -

nuvoton

Watch Dog Timer

- Multiple clock sources
- 8 selectable time out period from 6ms ~ 3.0sec (depends on clock source)
- WDT can wake up from power down or sleep mode
- Interrupt or reset selectable on watchdog time-out

RTC

- Support software compensation by setting frequency compensate register (FCR)
- Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
- Support Alarm registers (second, minute, hour, day, month, year)
- Selectable 12-hour or 24-hour mode
- Automatic leap year recognition
- Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Support wake up function

PWM/Capture

- Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs
- Each PWM generator equipped with one clock source selector, one clock divider, one
 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
- Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs
- Support Capture interrupt

UART

- Up to three UART controllers (Low Density only support 2 UART controllers)
- UART ports with flow control (TXD, RXD, CTS and RTS)
- UART0 with 63-byte FIFO is for high speed
- UART1/2(optional) with 15-byte FIFO for standard device
- Support IrDA (SIR) and LIN function
- Support RS-485 9 bit mode and direction control. (Low Density Only)
- Programmable baud-rate generator up to 1/16 system clock
- Support PDMA mode

• SPI

- Up to four sets of SPI controller
- Master up to 20 MHz, and Slave up to 10 MHz
- Support SPI/MICROWIRE master/slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 1 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently
- 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
- Support byte suspend mode in 32-bit transmission
- Support PDMA mode

nuvoton

$\bullet I^2C$

- Up to two sets of I²C device
- Master/Slave up to 1Mbit/s
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allow versatile rate control
- Support multiple address recognition (four slave address with mask option)

\bullet I²S

- Interface with external audio CODEC
- Operate as either master or slave mode
- Capable of handling 8, 16, 24 and 32 bit word sizes
- Mono and stereo audio data supported
- I²S and MSB justified data format supported
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive
- Generates interrupt requests when buffer levels cross a programmable boundary
- Support two DMA requests, one for transmit and one for receive

PS2 Device Controller

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus

• CAN 2.0

- CAN 2.0B protocol compatible device
- Support 11-bit identifier as well as 29-bit identifier
- Bit rates up to 1Mbits/s
- NRZ bit Coding/ Encoding
- Error Detection & Status Report
 - ◆ Bit error, Form error, Stuffing error, 15-bit CRC detection, and Acknowledge error Interrupt
 - ◆ Each CAN-bus error and Transmission/Receive Done
- Bit Timing Synchronization
- Acceptance filter extension
- Sleep mode wake up
- EBI (External bus interface) support (Low Density 64-pin Package Only)
 - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode

- 24 -

- Support 8bit/16bit data width
- Support byte write in 16bit data width mode

ADC

- 12-bit SAR ADC with 600K SPS
- Up to 8-ch single-end input or 4-ch differential input
- Single scan/single cycle scan/continuous scan
- Each channel with individual result register
- Scan on enabled channels

nuvoton

- Threshold voltage detection
- Conversion start by software programming or external input
- Support PDMA Mode
- Analog Comparator
 - Up to two analog comparator
 - External input or internal bandgap voltage selectable at negative node
 - Interrupt when compare result change
 - Power down wake up
- One built-in temperature sensor with 1^oC resolution
- Brown-out detector
 - With 4 levels: 4.5V/3.8V/2.7V/2.2V
 - Support Brownout Interrupt and Reset option
- Low Voltage Reset
- Threshold voltage levels: 2.0V
- Operating Temperature: -40°C~85°C
- Packages:
 - All Green package (RoHS)
 - LQFP 100-pin / 64-pin / 48-pin (100-pin for Medium Density Only)

- 25 -



2.4 NuMicro™ NUC140 Features – Connectivity Line

Core

- ARM[®] Cortex[™]-M0 core runs up to 50 MHz
- One 24-bit system timer
- Supports low power sleep-mode
- Single-cycle 32-bit hardware multiplier
- NVIC for the 32 interrupt inputs, each with 4-levels of priority
- Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Build-in LDO for wide operating voltage ranges from 2.5V to 5.5V

Flash EPROM Memory

- 64K/128K bytes Flash EPROM for program code (128KB only support in Medium Density)
- 4KB flash for ISP loader
- Support In-system program (ISP) application code update
- 512 byte page erase for flash
- Configurable data flash address and size for 128KB system, fixed 4KB data flash for 64KB system (Only support 4KB data flash in Low Density)
- Support 2 wire ICP update through SWD/ICE interface
- Support fast parallel programming mode by external programmer

SRAM Memory

- 8K/16K bytes embedded SRAM (16KB only support in Medium Density)
- Support PDMA mode

PDMA (Peripheral DMA)

 Support 9 channels PDMA for automatic data transfer between SRAM and peripherals (Only support 1 channel in Low Density)

Clock Control

- Flexible selection for different applications
- Build-in 22.1184 MHz OSC (Trimmed to 1%) for system operation, and low power 10 kHz OSC for watchdog and wakeup sleep operation
- Support one PLL, up to 50 MHz, for high performance system operation
- External 4~24 MHz crystal input for USB and precise timing operation
- External 32.768 kHz crystal input for RTC function and low power system operation.

• GPIO

- Four I/O modes:
 - Quasi bi-direction
 - Push-Pull output
 - ◆ Open-Drain output
 - ◆ Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support

• Timer

- Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and auto-reload counting operation modes

- 26 -

nuvoton

Watch Dog Timer

- Multiple clock sources
- 8 selectable time out period from 6ms ~ 3.0sec (depends on clock source)
- WDT can wake up from power down or sleep mode
- Interrupt or reset selectable on watchdog time-out

RTC

- Support software compensation by setting frequency compensate register (FCR)
- Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
- Support Alarm registers (second, minute, hour, day, month, year)
- Selectable 12-hour or 24-hour mode
- Automatic leap year recognition
- Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Support wake up function

PWM/Capture

- Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs
- Each PWM generator equipped with one clock source selector, one clock divider, one
 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
- Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs
- Support Capture interrupt

UART

- Up to three UART controllers (Low Density only support 2 UART controllers).
- UART ports with flow control (TXD, RXD, CTS and RTS)
- UART0 with 63-byte FIFO is for high speed
- UART1/2(optional) with 15-byte FIFO for standard device
- Support IrDA (SIR) and LIN function
- Support RS-485 9 bit mode and direction control. (Low Density Only)
- Programmable baud-rate generator up to 1/16 system clock
- Support PDMA mode

• SPI

- Up to four sets of SPI controller
- Master up to 20 MHz, and Slave up to 10 MHz
- Support SPI/MICROWIRE master/slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 1 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently
- 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
- Support byte suspend mode in 32-bit transmission
- Support PDMA mode

nuvoton

$\bullet I^2C$

- Up to two sets of I²C device
- Master/Slave up to 1Mbit/s
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allow versatile rate control
- Support multiple address recognition (four slave address with mask option)

\bullet I²S

- Interface with external audio CODEC
- Operate as either master or slave mode
- Capable of handling 8, 16, 24 and 32 bit word sizes
- Mono and stereo audio data supported
- I²S and MSB justified data format supported
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive
- Generates interrupt requests when buffer levels cross a programmable boundary
- Support two DMA requests, one for transmit and one for receive

• CAN 2.0

- CAN 2.0B protocol compatible device
- Support 11-bit identifier as well as 29-bit identifier
- Bit rates up to 1Mbits/s
- NRZ bit Coding/ Encoding
- Error Detection & Status Report
 - Bit error, Form error, Stuffing error, 15-bit CRC detection, and Acknowledge error Interrupt
 - ♦ Each CAN-bus error and Transmission/Receive Done
- Bit Timing Synchronization
- Acceptance filter extension
- Sleep mode wake up

PS2 Device Controller

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus

• USB 2.0 Full-Speed Device

- One set of USB 2.0 FS Device 12Mbps
- On-chip USB Transceiver
- Provide 1 interrupt source with 4 interrupt events
- Support Control, Bulk In/Out, Interrupt and Isochronous transfers
- Auto suspend function when no bus signaling for 3 ms
- Provide 6 programmable endpoints
- Include 512 Bytes internal SRAM as USB buffer
- Provide remote wakeup capability
- EBI (External bus interface) support (Low Density 64-pin Package Only)

- 28 -

nuvoton

- Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
- Support 8bit/16bit data width
- Support byte write in 16bit data width mode

ADC

- 12-bit SAR ADC with 600K SPS
- Up to 8-ch single-end input or 4-ch differential input
- Single scan/single cycle scan/continuous scan
- Each channel with individual result register
- Scan on enabled channels
- Threshold voltage detection
- Conversion start by software programming or external input
- Support PDMA Mode

Analog Comparator

- Up to two analog comparator
- External input or internal bandgap voltage selectable at negative node
- Interrupt when compare result change
- Power down wake up
- One built-in temperature sensor with 1°C resolution
- Brown-out detector
 - With 4 levels: 4.5V/3.8V/2.7V/2.2V
 - Support Brownout Interrupt and Reset option
- Low Voltage Reset
 - Threshold voltage levels: 2.0V
- Operating Temperature: -40°C~85°C
- Packages:
 - All Green package (RoHS)
 - LQFP 100-pin / 64-pin / 48-pin (100-pin for Medium Density Only)

- 29 -



3 PARTS INFORMATION LIST AND PIN CONFIGURATION

3.1 NuMicro™ NUC100 Products Selection Guide

3.1.1 NuMicro™ NUC100 Medium Density Advance Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	1/0	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	
NUC100LD3AN	64 KB	16 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	6	8x12-bit	٧	-	٧	LQFP48
NUC100LE3AN	128 KB	16 KB	Definable	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	6	8x12-bit	٧	-	٧	LQFP48
NUC100RD3AN	64 KB	16 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	6	8x12-bit	٧	-	٧	LQFP64
NUC100RE3AN	128 KB	16 KB	Definable	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	6	8x12-bit	٧	-	٧	LQFP64
NUC100VD2AN	64 KB	8 KB	4 KB	4 KB	up to 80	4x32-bit	3	4	2	-		-	1	2	8	8x12-bit	٧	-	٧	LQFP100
NUC100VD3AN	64 KB	16 KB	4 KB	4 KB	up to 80	4x32-bit	3	4	2	-	-	-	1	2	8	8x12-bit	٧	-	٧	LQFP100
NUC100VE3AN	128 KB	16 KB	Definable	4 KB	up to 80	4x32-bit	3	4	2	-	1	-	1	2	8	8x12-bit	٧	1	٧	LQFP100

3.1.2 NuMicro™ NUC100 Low Density Advance Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	1/0	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	
NUC100LC1BN	32 KB	4 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC100LD1BN	64 KB	4 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC100LD2BN	64 KB	8 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC100RC1BN	32 KB	4 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-		-	1	2	4	8x12-bit	٧	٧	٧	LQFP64
NUC100RD1BN	64 KB	4 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	4	8x12-bit	٧	٧	٧	LQFP64
NUC100RD2BN	64 KB	8 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	4	8x12-bit	٧	>	٧	LQFP64

Publication Release Date: Dec. 22, 2010

- 30 - Revision V1.06



3.2 NuMicro™ NUC120 Products Selection Guide

3.2.1 NuMicro™ NUC120 Medium Density USB Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	I/O	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	J95
NUC120LD3AN	64 KB	16 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC120LE3AN	128 KB	16 KB	Definable	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC120RD3AN	64 KB	16 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	6	8x12-bit	٧	-	٧	LQFP64
NUC120RE3AN	128 KB	16 KB	Definable	4 KB	up to 45	4x32-bit	2	2	2	1		-	1	2	6	8x12-bit	٧	-	٧	LQFP64
NUC120VD2AN	64 KB	8 KB	4 KB	4 KB	up to 76	4x32-bit	3	4	2	1		-	1	2	8	8x12-bit	٧	-	٧	LQFP100
NUC120VD3AN	64 KB	16 KB	4 KB	4 KB	up to 76	4x32-bit	3	4	2	1	-	-	1	2	8	8x12-bit	٧	-	٧	LQFP100
NUC120VE3AN	128 KB	16 KB	Definable	4 KB	up to 76	4x32-bit	3	4	2	1	1	-	1	2	8	8x12-bit	٧	1	>	LQFP100

3.2.2 NuMicro™ NUC120 Low Density USB Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	1/0	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	g-
NUC120LC1BN	32 KB	4 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC120LD1BN	64 KB	4 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC120LD2BN	64 KB	8 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	-	-	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC120RC1BN	32 KB	4 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	1	1	2	4	8x12-bit	٧	٧	٧	LQFP64
NUC120RD1BN	64 KB	4 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	4	8x12-bit	٧	٧	٧	LQFP64
NUC120RD2BN	64 KB	8 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	-	-	1	2	4	8x12-bit	٧	٧	٧	LQFP64



3.3 NuMicro™ NUC130 Products Selection Guide

3.3.1 NuMicro™ NUC130 Medium Density Automotive Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	I/O	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	
NUC130LD3AN	64 KB	16 KB	4 KB	4 KB	up to 35	4x32-bit	3	1	2	-	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC130LE3AN	128 KB	16 KB	Definable	4 KB	up to 35	4x32-bit	3	1	2	-	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC130RD3AN	64 KB	16 KB	4 KB	4 KB	up to 49	4x32-bit	3	2	2	-	2	1	1	2	6	8x12-bit	٧	-	٧	LQFP64
NUC130RE3AN	128 KB	16 KB	Definable	4 KB	up to 49	4x32-bit	3	2	2	-	2	1	1	2	6	8x12-bit	٧	-	٧	LQFP64
NUC130VD2AN	64 KB	8 KB	4 KB	4 KB	up to 80	4x32-bit	3	4	2	-	2	1	1	2	8	8x12-bit	٧	-	٧	LQFP100
NUC130VD3AN	64 KB	16 KB	4 KB	4 KB	up to 80	4x32-bit	3	4	2	-	2	1	1	2	8	8x12-bit	٧	-	٧	LQFP100
NUC130VE3AN	128 KB	16 KB	Definable	4 KB	up to 80	4x32-bit	3	4	2	-	2	1	1	2	8	8x12-bit	٧	-	>	LQFP100

3.3.2 NuMicro™ NUC130 Low Density Automotive Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	1/0	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	g-
NUC130LC1BN	32 KB	4 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC130LD2BN	64 KB	8 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC130RC1BN	32 KB	4 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	2	1	1	2	4	8x12-bit	٧	٧	٧	LQFP64
NUC130RD2BN	64 KB	8 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	2	1	1	2	4	8x12-bit	٧	٧	٧	LQFP64

Publication Release Date: Dec. 22, 2010

- 32 - Revision V1.06



3.4 NuMicro™ NUC140 Products Selection Guide

3.4.1 NuMicro™ NUC140 Medium Density Connectivity Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	I/O	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	
NUC140LD3AN	64 KB	16 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC140LE3AN	128 KB	16 KB	Definable	4 KB	up to 31	4x32-bit	2	1	2	1	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC140RD3AN	64 KB	16 KB	4 KB	4 KB	up to 45	4x32-bit	3	2	2	1	2	1	1	2	4	8x12-bit	٧	-	٧	LQFP64
NUC140RE3AN	128 KB	16 KB	Definable	4 KB	up to 45	4x32-bit	3	2	2	1	2	1	1	2	4	8x12-bit	٧	-	٧	LQFP64
NUC140VD2AN	64 KB	8 KB	4 KB	4 KB	up to 76	4x32-bit	3	4	2	1	2	1	1	2	8	8x12-bit	٧	-	٧	LQFP100
NUC140VD3AN	64 KB	16 KB	4 KB	4 KB	up to 76	4x32-bit	3	4	2	1	2	1	1	2	8	8x12-bit	٧	-	v	LQFP100
NUC140VE3AN	128 KB	16 KB	Definable	4 KB	up to 76	4x32-bit	3	4	2	1	2	1	1	2	8	8x12-bit	٧	-	v	LQFP100

3.4.2 NuMicro™ NUC140 Low Density Connectivity Line Selection Guide

Part number	APROM	RAM	Data	ISP Loader	1/0	Timer		(Conne	ctivity			I ² S	Comp.	PWM	ADC	RTC	EBI	ISP	Package
			Flash	ROM			UART	SPI	I ² C	USB	LIN	CAN							ICP	
NUC140LC1BN	32 KB	4 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC140LD2BN	64 KB	8 KB	4 KB	4 KB	up to 31	4x32-bit	2	1	2	1	2	1	1	1	4	8x12-bit	٧	-	٧	LQFP48
NUC140RC1BN	32 KB	4 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	2	1	1	2	4	8x12-bit	٧	٧	٧	LQFP64
NUC140RD2BN	64 KB	8 KB	4 KB	4 KB	up to 45	4x32-bit	2	2	2	1	2	1	1	2	4	8x12-bit	٧	V	٧	LQFP64




Figure 3-1 NuMicro™ NUC100 Series selection code

- 34 -



3.5 Pin Configuration

3.5.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density Pin Diagram

3.5.1.1 NuMicro™ NUC100 LQFP 100 pin




Figure 3-2 NuMicro™ NUC100 Medium Density LQFP 100-pin Pin Diagram

nuvoton

3.5.1.2 NuMicro™ NUC100 LQFP 64 pin




Figure 3-3 NuMicro™ NUC100 Medium Density LQFP 64-pin Pin Diagram

- 36 -

3.5.1.3 NuMicro™ NUC100 LQFP 48 pin




Figure 3-4 NuMicro™ NUC100 Medium Density LQFP 48-pin Pin Diagram

nuvoton

3.5.1.4 NuMicro™ NUC120 LQFP 100 pin




Figure 3-5 NuMicro™ NUC120 Medium Density LQFP 100-pin Pin Diagram

- 38 -

nuvoton

3.5.1.5 NuMicro™ NUC120 LQFP 64 pin




Figure 3-6 NuMicro™ NUC120 Medium Density LQFP 64-pin Pin Diagram

3.5.1.6 NuMicro™ NUC120 LQFP 48 pin




Figure 3-7 NuMicro™ NUC120 Medium Density LQFP 48-pin Pin Diagram

- 40 -

nuvoton

3.5.1.7 NuMicro™ NUC130 LQFP 100 pin




Figure 3-8 NuMicro™ NUC130 Medium Density LQFP 100-pin Pin Diagram

nuvoton

3.5.1.8 NuMicro™ NUC130 LQFP 64 pin




Figure 3-9 NuMicro™ NUC130 Medium Density LQFP 64-pin Pin Diagram

- 42 -

3.5.1.9 NuMicro™ NUC130 LQFP 48 pin




Figure 3-10 NuMicro™ NUC130 Medium Density LQFP 48-pin Pin Diagram

nuvoton

3.5.1.10 NuMicro™ NUC140 LQFP 100 pin




Figure 3-11 NuMicro™ NUC140 Medium Density LQFP 100-pin Pin Diagram

- 44 -

nuvoton

3.5.1.11 NuMicro™ NUC140 LQFP 64 pin




Figure 3-12 NuMicro™ NUC140 Medium Density LQFP 64-pin Pin Diagram

3.5.1.12 NuMicro™ NUC140 LQFP 48 pin




Figure 3-13 NuMicro™ NUC140 Medium Density LQFP 48-pin Pin Diagram

- 46 -



3.5.2 NuMicro™ NUC100/120/130/140 Low Density Pin Diagram

3.5.2.1 NuMicro™ NUC100 LQFP 64 pin




Figure 3-14 NuMicro™ NUC100 Low Density LQFP 64-pin Pin Diagram

3.5.2.2 NuMicro™ NUC100 LQFP 48 pin




Figure 3-15 NuMicro™ NUC100 Low Density LQFP 48-pin Pin Diagram

3.5.2.3 NuMicro™ NUC120 LQFP 64 pin




Figure 3-16 NuMicro™ NUC120 Low Density LQFP 64-pin Pin Diagram

3.5.2.4 NuMicro™ NUC120 LQFP 48 pin




Figure 3-17 NuMicro™ NUC120 Low Density LQFP 48-pin Pin Diagram

3.5.2.5 NuMicro™ NUC130 LQFP 64 pin




Figure 3-18 NuMicro™ NUC130 Low Density LQFP 64-pin Pin Diagram

3.5.2.6 NuMicro™ NUC130 LQFP 48 pin




Figure 3-19 NuMicro™ NUC130 Low Density LQFP 48-pin Pin Diagram

3.5.2.7 NuMicro™ NUC140 LQFP 64 pin




Figure 3-20 NuMicro™ NUC140 Low Density LQFP 64-pin Pin Diagram

3.5.2.8 NuMicro™ NUC140 LQFP 48 pin




Figure 3-21 NuMicro™ NUC140 Low Density LQFP 48-pin Pin Diagram



3.6 Pin Description

3.6.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density Pin Description

3.6.1.1 NuMicro™ NUC100 Medium Density Pin Description

	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
1			PE.15	I/O	General purpose input/output digital pin
2			PE.14	I/O	General purpose input/output digital pin
3			PE.13	I/O	General purpose input/output digital pin
			PB.14	I/O	General purpose input/output digital pin
4	1		/INT0	I	/INT0: External interrupt1 input pin
			SPISS31	I/O	SPISS31: SPI3 2 nd slave select pin
5	2		PB.13	I/O	General purpose input/output digital pin
	2		CPO1	0	Comparator1 output pin
			PB.12	I/O	General purpose input/output digital pin
6	3	1	CPO0	0	Comparator0 output pin
			CLKO	0	Frequency Divider output pin
7	4	2	X32O	0	External 32.768 kHz crystal output pin
8	5	3	X32I	ı	External 32.768 kHz crystal input pin
9	6	4	PA.11	I/O	General purpose input/output digital pin
	0	7	I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
10	7	-	PA.10	I/O	General purpose input/output digital pin
10	,	5	I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
44	0	•	PA.9	I/O	General purpose input/output digital pin
11	8	6	I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
40	•	-	PA.8	I/O	General purpose input/output digital pin
12	9	7	I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
13			PD.8	I/O	General purpose input/output digital pin
13			SPISS30	I/O	SPISS30: SPI3 slave select pin
14			PD.9	I/O	General purpose input/output digital pin
'*			SPICLK3	I/O	SPICLK3: SPI3 serial clock pin
15			PD.10	I/O	General purpose input/output digital pin



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			MISO30	-	MISO30: SPI3 MISO (Master In, Slave Out) pin
16			PD.11	I/O	General purpose input/output digital pin
10			MOSI30	0	MOSI30: SPI3 MOSI (Master Out, Slave In) pin
17			PD.12	I/O	General purpose input/output digital pin
17			MISO31	I	MISO31: SPI3 2 nd MISO (Master In, Slave Out) pin
18			PD.13	I/O	General purpose input/output digital pin
10			MOSI31	0	MOSI31: SPI3 2 nd MOSI (Master Out, Slave In) pin
19	10	8	PB.4	I/O	General purpose input/output digital pin
19	10	0	RXD1	I	RXD1: Data receiver input pin for UART1
20	11	9	PB.5	I/O	General purpose input/output digital pin
20	11		TXD1	0	TXD1: Data transmitter output pin for UART1
21	12		PB.6	I/O	General purpose input/output digital pin
21	12		RTS1		RTS1: Request to Send output pin for UART1
22	13		PB.7	I/O	General purpose input/output digital pin
22	10		CTS1		CTS1: Clear to Send input pin for UART1
23	14	10	LDO	Р	LDO output pin
24	15	11	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital function
25	16	12	VSS	Р	Ground
26			PE.12	I/O	General purpose input/output digital pin
27			PE.11	I/O	General purpose input/output digital pin
28			PE.10	I/O	General purpose input/output digital pin
29			PE.9	I/O	General purpose input/output digital pin
30			PE.8	I/O	General purpose input/output digital pin
31			PE.7	I/O	General purpose input/output digital pin
32	17	13	PB.0	I/O	General purpose input/output digital pin
02	17	10	RXD0	I	RXD0: Data receiver input pin for UART0
33	18	14	PB.1	I/O	General purpose input/output digital pin
33	10	'-	TXD0	0	TXD0: Data transmitter output pin for UART0
34	19	15	PB.2	I/O	General purpose input/output digital pin
J 4	18	13	RTS0		RTS0: Request to Send output pin for UART0

- 56 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
35	20	16	PB.3	I/O	General purpose input/output digital pin
33	20	10	CTS0		CTS0: Clear to Send input pin for UART0
36	21		PD.6	1/0	General purpose input/output digital pin
37	22		PD.7	I/O	General purpose input/output digital pin
38	23		PD.14	I/O	General purpose input/output digital pin
30	23		RXD2	I	RXD2: Data receiver input pin for UART2
39	24		PD.15	I/O	General purpose input/output digital pin
39	24		TXD2	0	TXD2: Data transmitter output pin for UART2
40			PC.5	1/0	General purpose input/output digital pin
40			MOSI01	0	MOSI01: SPI0 2 nd MOSI (Master Out, Slave In) pin
41			PC.4	1/0	General purpose input/output digital pin
41			MISO01	I	MISO01: SPI0 2 nd MISO (Master In, Slave Out) pin
		17	PC.3	1/0	General purpose input/output digital pin
42	25		MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
			I2SDO	0	I2SDO: I ² S data output
			PC.2	1/0	General purpose input/output digital pin
43	26	18	MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
			I2SDI	I	I2SDI: I ² S data input
			PC.1	1/0	General purpose input/output digital pin
44	27	19	SPICLK0	1/0	SPICLK0: SPI0 serial clock pin
			I2SBCLK	1/0	I2SBCLK: I ² S bit clock pin
			PC.0	1/0	General purpose input/output digital pin
45	28	20	SPISS00	1/0	SPISS00: SPI0 slave select pin
			I2SLRCL K	1/0	I2SLRCLK: I ² S left right channel clock
46			PE.6	I/O	General purpose input/output digital pin
47	47 29	21	PE.5	I/O	General purpose input/output digital pin
41	29	۷1	PWM5	0	PWM5: PWM output
			PB.11	I/O	General purpose input/output digital pin
48	30	22	TM3	0	TM3: Timer3 external counter input
			PWM4	0	PWM4: PWM output



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
	31	23	PB.10	I/O	General purpose input/output digital pin
49	31	23	TM2	0	TM2: Timer2 external counter input
			SPISS01	I/O	SPISS01: SPI0 2 nd slave select pin
	32	24	PB.9	I/O	General purpose input/output digital pin
50	32	24	TM1	0	TM1: Timer1 external counter input
			SPISS11	I/O	SPISS11: SPI1 2 nd slave select pin
51			PE.4	I/O	General purpose input/output digital pin
52			PE.3	I/O	General purpose input/output digital pin
53			PE.2	I/O	General purpose input/output digital pin
54			PE.1	I/O	General purpose input/output digital pin
34			PWM7	0	PWM7: PWM output
55			PE.0	I/O	General purpose input/output digital pin
55			PWM6	0	PWM6: PWM output
56			PC.13	I/O	General purpose input/output digital pin
30			MOSI11	0	MOSI11: SPI1 2 nd MOSI (Master Out, Slave In) pin
57			PC.12	I/O	General purpose input/output digital pin
31			MISO11	I	MISO11: SPI1 2 nd MISO (Master In, Slave Out) pin
58	33		PC.11	I/O	General purpose input/output digital pin
30	33		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
59	34		PC.10	I/O	General purpose input/output digital pin
39	34		MISO10	I	MISO10: SPI1 MISO (Master In, Slave Out) pin
60	35		PC.9	I/O	General purpose input/output digital pin
00	33		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
61	36		PC.8	I/O	General purpose input/output digital pin
ΟI	30		SPISS10	I/O	SPISS10: SPI1 slave select pin
			PA.15	I/O	General purpose input/output digital pin
62	37	25	PWM3	0	PWM3: PWM output pin
			I2SMCLK	0	I2SMCLK: I ² S master clock output pin
	00	00	PA.14	I/O	General purpose input/output digital pin
63	38	26	PWM2	0	PWM2: PWM output

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 58 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
64	39	27	PA.13	I/O	General purpose input/output digital pin
04	39	21	PWM1	0	PWM1: PWM output
65	40	28	PA.12	I/O	General purpose input/output digital pin
03	40	20	PWM0	0	PWM0: PWM output
66	41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
67	42	30	ICE_CK	I	Serial Wired Debugger Clock pin
68			VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
69			VSS	Р	Ground
70	43	31	AVSS	AP	Ground Pin for analog circuit
71	44	32	PA.0	I/O	General purpose input/output digital pin
, ,	7-7	02	ADC0	AI	ADC0: ADC analog input
72	45	33	PA.1	1/0	General purpose input/output digital pin
12	40	00	ADC1	AI	ADC1: ADC analog input
73	46	34	PA.2	I/O	General purpose input/output digital pin
70	10	01	ADC2	Al	ADC2: ADC analog input
74	47	35	PA.3	I/O	General purpose input/output digital pin
, ,	11	0	ADC3	Al	ADC3: ADC analog input
75	48	36	PA.4	1/0	General purpose input/output digital pin
75	40	00	ADC4	AI	ADC4: ADC analog input
76	49	37	PA.5	I/O	General purpose input/output digital pin
70	40	01	ADC5	Al	ADC5: ADC analog input
77	50	38	PA.6	I/O	General purpose input/output digital pin
,,,	00	00	ADC6	AI	ADC6: ADC analog input
	51	39	PA.7	1/0	General purpose input/output digital pin
78		00	ADC7	AI	ADC7: ADC analog input
			SPISS21	I/O	SPISS21: SPI2 2 nd slave select pin
79			Vref	AP	Voltage reference input for ADC
80	52	40	AVDD	AP	Power supply for internal analog circuit
81			PD.0	I/O	General purpose input/output digital pin
			SPISS20	I/O	SPISS20: SPI2 slave select pin

- 59 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
82			PD.1	I/O	General purpose input/output digital pin
02			SPICLK2	I/O	SPICLK2: SPI2 serial clock pin
83			PD.2	I/O	General purpose input/output digital pin
			MISO20	I	MISO20: SPI2 MISO (Master In, Slave Out) pin
84			PD.3	I/O	General purpose input/output digital pin
04			MOSI20	0	MOSI20: SPI2 MOSI (Master Out, Slave In) pin
85			PD.4	I/O	General purpose input/output digital pin
			MISO21	I	MISO21: SPI2 2 nd MISO (Master In, Slave Out) pin
86			PD.5	I/O	General purpose input/output digital pin
			MOSI21	0	MOSI21: SPI2 2 nd MOSI (Master Out, Slave In) pin
87	53	41	PC.7	I/O	General purpose input/output digital pin
01	33	71	CPN0	I	CPN0: Comparator0 Negative input pin
88	54	42	PC.6	I/O	General purpose input/output digital pin
	54	72	CPP0	I	CPP0: Comparator0 Positive input pin
89	55		PC.15	I/O	General purpose input/output digital pin
03	33		CPN1	I	CPN1: Comparator1 Negative input pin
90	56		PC.14	I/O	General purpose input/output digital pin
30	30		CPP1	I	CPP1: Comparator1 Positive input pin
91	57	43	PB.15	I/O	General purpose input/output digital pin
01	01	40	/INT1	I	/INT1: External interrupt0 input pin
92	58	44	XT1_OUT	0	External 4~24 MHz crystal output pin
93	59	45	XT1_IN	I	External 4~24 MHz crystal input pin
94	60	46	/RESET	I	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
95	61		VSS	Р	Ground
96	62		VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
97			PS2DAT	I/O	PS2 Data pin
98			PS2CLK	I/O	PS2 clock pin
99	63	47	PVSS	Р	PLL Ground
100	64	48	PB.8	I/O	General purpose input/output digital pin

NuMicro™ NUC100 Series Technical Reference Manual



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			STADC	I	STADC: ADC external trigger input.
			TM0	0	TM0: Timer0 external counter input

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power



3.6.1.2 NuMicro™ NUC120 Medium Density Pin Description

	Pin No.				
LQFP 100	LQFP 64	LQFP 48	, Pin Name	Pin Type	Description
1			PE.15	I/O	General purpose input/output digital pin
2			PE.14	I/O	General purpose input/output digital pin
3			PE.13	I/O	General purpose input/output digital pin
	1		PB.14	I/O	General purpose input/output digital pin
4	'		/INT0	I	/INT0: External interrupt1 input pin
			SPISS31	I/O	SPISS31: SPI3 2 nd slave select pin
5	2		PB.13	I/O	General purpose input/output digital pin
	۷		CPO1	0	Comparator1 output pin
			PB.12	I/O	General purpose input/output digital pin
6	3	1	CPO0	0	Comparator0 output pin
			CLKO	0	Frequency Divider output pin
7	4	2	X32O	0	External 32.768 kHz crystal output pin
8	5	3	X32I	I	External 32.768 kHz crystal input pin
9	6	4	PA.11	1/0	General purpose input/output digital pin
9	O	4	I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
10	7	5	PA.10	I/O	General purpose input/output digital pin
10	,	5	I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
11	0		PA.9	I/O	General purpose input/output digital pin
11	8	6	I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
40	•	-	PA.8	I/O	General purpose input/output digital pin
12	9	7	I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
40			PD.8	I/O	General purpose input/output digital pin
13			SPISS30	I/O	SPISS30: SPI3 slave select pin
44			PD.9	I/O	General purpose input/output digital pin
14			SPICLK3	I/O	SPICLK3: SPI3 serial clock pin
15			PD.10	I/O	General purpose input/output digital pin
15			MISO30	I	MISO30: SPI3 MISO (Master In, Slave Out) pin
16			PD.11	I/O	General purpose input/output digital pin

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 62 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			MOSI30	0	MOSI30: SPI3 MOSI (Master Out, Slave In) pin
17			PD.12	1/0	General purpose input/output digital pin
17			MISO31	I	MISO31: SPI3 2 nd MISO (Master In, Slave Out) pin
18			PD.13	I/O	General purpose input/output digital pin
10			MOSI31	0	MOSI31: SPI3 2 nd MOSI (Master Out, Slave In) pin
19	10	8	PB.4	1/0	General purpose input/output digital pin
15	10	O	RXD1	I	RXD1: Data receiver input pin for UART1
20	11	9	PB.5	I/O	General purpose input/output digital pin
20		3	TXD1	0	TXD1: Data transmitter output pin for UART1
21	12		PB.6	I/O	General purpose input/output digital pin
21	12		RTS1		RTS1: Request to Send output pin for UART1
22	13		PB.7	1/0	General purpose input/output digital pin
22	15		CTS1		CTS1: Clear to Send input pin for UART1
23	14	10	LDO	Р	LDO output pin
24	15	11	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital function
25	16	12	VSS	Р	Ground
26			PE.8	I/O	General purpose input/output digital pin
27			PE.7	1/0	General purpose input/output digital pin
28	17	13	VBUS	USB	POWER SUPPLY: From USB Host or HUB.
29	18	14	VDD33	USB	Internal Power Regulator Output 3.3V Decoupling Pin
30	19	15	D-	USB	USB Differential Signal D-
31	20	16	D+	USB	USB Differential Signal D+
32	21	17	PB.0	I/O	General purpose input/output digital pin
52	21	17	RXD0	ı	RXD0: Data receiver input pin for UART0
33	22	18	PB.1	1/0	General purpose input/output digital pin
	~~	10	TXD0	0	TXD0: Data transmitter output pin for UART0
34	23	19	PB.2	1/0	General purpose input/output digital pin
	20	.0	RTS0	_	RTS0: Request to Send output pin for UART0
35	24	20	PB.3	1/0	General purpose input/output digital pin



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			CTS0		CTS0: Clear to Send input pin for UART0
36			PD.6	1/0	General purpose input/output digital pin
37			PD.7	1/0	General purpose input/output digital pin
38			PD.14	1/0	General purpose input/output digital pin
			RXD2	I	RXD2: Data receiver input pin for UART2
39			PD.15	1/0	General purpose input/output digital pin
39			TXD2	0	TXD2: Data transmitter output pin for UART2
40			PC.5	1/0	General purpose input/output digital pin
1 40			MOSI01	0	MOSI01: SPI0 2 nd MOSI (Master Out, Slave In) pin
41			PC.4	1/0	General purpose input/output digital pin
''			MISO01	I	MISO01: SPI0 2 nd MISO (Master In, Slave Out) pin
		21	PC.3	1/0	General purpose input/output digital pin
42	25		MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
			I2SDO	0	I2SDO: I ² S data output
			PC.2	1/0	General purpose input/output digital pin
43	26	22	MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
			I2SDI	I	I2SDI: I ² S data input
			PC.1	1/0	General purpose input/output digital pin
44	27	23	SPICLK0	1/0	SPICLK0: SPI0 serial clock pin
			I2SBCLK	1/0	I2SBCLK: I ² S bit clock pin
			PC.0	1/0	General purpose input/output digital pin
45	28	24	SPISS00	1/0	SPISS00: SPI0 slave select pin
			I2SLRCL K	I/O	I2SLRCLK: I ² S left right channel clock
46			PE.6	1/0	General purpose input/output digital pin
47	29		PE.5	1/0	General purpose input/output digital pin
47	7 29		PWM5	0	PWM5: PWM output
			PB.11	I/O	General purpose input/output digital pin
48	30		TM3	0	TM3: Timer3 external counter input
			PWM4	0	PWM4: PWM output
49	31		PB.10	I/O	General purpose input/output digital pin

- 64 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			TM2	0	TM2: Timer2 external counter input
			SPISS01	1/0	SPISS01: SPI0 2 nd slave select pin
	32		PB.9	I/O	General purpose input/output digital pin
50	02		TM1	0	TM1: Timer1 external counter input
			SPISS11	I/O	SPISS11: SPI1 2 nd slave select pin
51			PE.4	I/O	General purpose input/output digital pin
52			PE.3	I/O	General purpose input/output digital pin
53			PE.2	1/0	General purpose input/output digital pin
54			PE.1	1/0	General purpose input/output digital pin
34			PWM7	0	PWM7: PWM output
55			PE.0	1/0	General purpose input/output digital pin
			PWM6	0	PWM6: PWM output
56			PC.13	I/O	General purpose input/output digital pin
30			MOSI11	0	MOSI11: SPI1 2 nd MOSI (Master Out, Slave In) pin
57			PC.12	1/0	General purpose input/output digital pin
37			MISO11	I	MISO11: SPI1 2 nd MISO (Master In, Slave Out) pin
58	33		PC.11	I/O	General purpose input/output digital pin
	33		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
59	34		PC.10	I/O	General purpose input/output digital pin
	04		MISO10	I	MISO10: SPI1 MISO (Master In, Slave Out) pin
60	35		PC.9	1/0	General purpose input/output digital pin
	33		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
61	36		PC.8	1/0	General purpose input/output digital pin
	30		SPISS10	1/0	SPISS10: SPI1 slave select pin
			PA.15	1/0	General purpose input/output digital pin
62	37	25	PWM3	0	PWM3: PWM output pin
			I2SMCLK	0	I2SMCLK: I ² S master clock output pin
63	38	26	PA.14	I/O	General purpose input/output digital pin
	30	20	PWM2	0	PWM2: PWM output
64	39	27	PA.13	1/0	General purpose input/output digital pin



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			PWM1	0	PWM1: PWM output
65	40 28	28	PA.12	I/O	General purpose input/output digital pin
05	40	20	PWM0	0	PWM0: PWM output
66	41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
67	42	30	ICE_CK	I	Serial Wired Debugger Clock pin
68			VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
69			VSS	Р	Ground
70	43	31	AVSS	AP	Ground Pin for analog circuit
71	44	32	PA.0	I/O	General purpose input/output digital pin
, ,	77	32	ADC0	Al	ADC0: ADC analog input
72	45	33	PA.1	I/O	General purpose input/output digital pin
12	40	00	ADC1	Al	ADC1: ADC analog input
73	46	34	PA.2	I/O	General purpose input/output digital pin
73	40	5 4	ADC2	Al	ADC2: ADC analog input
74	47	35	PA.3	I/O	General purpose input/output digital pin
7-7	77	33	ADC3	Al	ADC3: ADC analog input
75	48	36	PA.4	1/0	General purpose input/output digital pin
7.5	40	00	ADC4	Al	ADC4: ADC analog input
76	49	37	PA.5	I/O	General purpose input/output digital pin
70	10	01	ADC5	AI	ADC5: ADC analog input
77	50	38	PA.6	1/0	General purpose input/output digital pin
	00	00	ADC6	Al	ADC6: ADC analog input
	51	39	PA.7	I/O	General purpose input/output digital pin
78	01	00	ADC7	AI	ADC7: ADC analog input
			SPISS21	1/0	SPISS21: SPI2 2 nd slave select pin
79			Vref	AP	Voltage reference input for ADC
80	52	40	AVDD	AP	Power supply for internal analog circuit
81			PD.0	I/O	General purpose input/output digital pin
51			SPISS20	I/O	SPISS20: SPI2 slave select pin
82			PD.1	I/O	General purpose input/output digital pin

- 66 -



Pin No.					
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			SPICLK2	1/0	SPICLK2: SPI2 serial clock pin
83			PD.2	1/0	General purpose input/output digital pin
00			MISO20	I	MISO20: SPI2 MISO (Master In, Slave Out) pin
84			PD.3	I/O	General purpose input/output digital pin
04			MOSI20	0	MOSI20: SPI2 MOSI (Master Out, Slave In) pin
85			PD.4	1/0	General purpose input/output digital pin
00			MISO21	I	MISO21: SPI2 2 nd MISO (Master In, Slave Out) pin
86			PD.5	1/0	General purpose input/output digital pin
00			MOSI21	0	MOSI21: SPI2 2 nd MOSI (Master Out, Slave In) pin
87	53	41	PC.7	1/0	General purpose input/output digital pin
07	33	71	CPN0	I	CPN0: Comparator0 Negative input pin
88	54	42	PC.6	1/0	General purpose input/output digital pin
00	54		CPP0	I	CPP0: Comparator0 Positive input pin
89	55		PC.15	1/0	General purpose input/output digital pin
09			CPN1	I	CPN1: Comparator1 Negative input pin
90	56		PC.14	1/0	General purpose input/output digital pin
	30		CPP1	I	CPP1: Comparator1 Positive input pin
91	57	43	PB.15	1/0	General purpose input/output digital pin
31			/INT1	ı	/INT1: External interrupt0 input pin
92	58	44	XT1_OUT	0	External 4~24 MHz crystal output pin
93	59	45	XT1_IN	I	External 4~24 MHz crystal input pin
94	60	46	/RESET	1	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
95	61		VSS	Р	Ground
96	62		VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
97			PS2DAT	1/0	PS2 Data pin
98			PS2CLK	I/O	PS2 clock pin
99	63	47	PVSS	Р	PLL Ground
100	64	48	PB.8	I/O	General purpose input/output digital pin
			STADC	I	STADC: ADC external trigger input.

NuMicro™ NUC100 Series Technical Reference Manual



Pin No.					
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			TM0	0	TM0: Timer0 external counter input

- 68 -

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power



3.6.1.3 NuMicro™ NUC130 Medium Density Pin Description

Pin No.					
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
1			PE.15	I/O	General purpose input/output digital pin
2			PE.14	1/0	General purpose input/output digital pin
3			PE.13	1/0	General purpose input/output digital pin
	1		PB.14	1/0	General purpose input/output digital pin
4	'		/INT0	I	/INT0: External interrupt1 input pin
			SPISS31	I/O	SPISS31: SPI3 2 nd slave select pin
5	2		PB.13	I/O	General purpose input/output digital pin
	2		CPO1	0	Comparator1 output pin
			PB.12	I/O	General purpose input/output digital pin
6	3	1	CPO0	0	Comparator0 output pin
			CLKO	0	Frequency Divider output pin
7	4	2	X32O	0	External 32.768 kHz crystal output pin
8	5	3	X32I	I	External 32.768 kHz crystal input pin
9	6	4	PA.11	1/0	General purpose input/output digital pin
9			I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
10	7	5	PA.10	I/O	General purpose input/output digital pin
10			I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
11	8	6	PA.9	I/O	General purpose input/output digital pin
''		0	I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
40	9	_	PA.8	I/O	General purpose input/output digital pin
12		7	I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
40			PD.8	I/O	General purpose input/output digital pin
13			SPISS30	I/O	SPISS30: SPI3 slave select pin
14			PD.9	I/O	General purpose input/output digital pin
			SPICLK3	I/O	SPICLK3: SPI3 serial clock pin
15			PD.10	I/O	General purpose input/output digital pin
			MISO30	I	MISO30: SPI3 MISO (Master In, Slave Out) pin
16			PD.11	I/O	General purpose input/output digital pin



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			MOSI30	0	MOSI30: SPI3 MOSI (Master Out, Slave In) pin
17			PD.12	I/O	General purpose input/output digital pin
17			MISO31	1	MISO31: SPI3 2 nd MISO (Master In, Slave Out) pin
18			PD.13	I/O	General purpose input/output digital pin
10			MOSI31	0	MOSI31: SPI3 2 nd MOSI (Master Out, Slave In) pin
19	10	8	PB.4	I/O	General purpose input/output digital pin
19	10	0	RXD1	I	RXD1: Data receiver input pin for UART1
20	11	9	PB.5	I/O	General purpose input/output digital pin
20	11	9	TXD1	0	TXD1: Data transmitter output pin for UART1
21	12		PB.6	I/O	General purpose input/output digital pin
21	12		RTS1		RTS1: Request to Send output pin for UART1
22	12		PB.7	I/O	General purpose input/output digital pin
22	13		CTS1		CTS1: Clear to Send input pin for UART1
23	14	10	LDO	Р	LDO output pin
24	15	11	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital function
25	16	12	VSS	Р	Ground
26			PE.12	I/O	General purpose input/output digital pin
27			PE.11	I/O	General purpose input/output digital pin
28			PE.10	I/O	General purpose input/output digital pin
29			PE.9	I/O	General purpose input/output digital pin
30			PE.8	I/O	General purpose input/output digital pin
31			PE.7	I/O	General purpose input/output digital pin
32	17	13	PB.0	I/O	General purpose input/output digital pin
32			RXD0	ı	RXD0: Data receiver input pin for UART0
33	18	14	PB.1	I/O	General purpose input/output digital pin
	10		TXD0	0	TXD0: Data transmitter output pin for UART0
34	19	15	PB.2	I/O	General purpose input/output digital pin
34			RTS0		RTS0: Request to Send output pin for UART0
25	20	16	PB.3	I/O	General purpose input/output digital pin
35			CTS0		CTS0: Clear to Send input pin for UART0
1	l .	1	1		1



Pin No.					
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
36	21	17	PD.6	1/0	General purpose input/output digital pin
30	21	17	CANRX0	I	CAN Bus0 RX Input
37	22	18	PD.7	1/0	General purpose input/output digital pin
01	22	10	CANTX0	0	CAN Bus0 TX Output
38	23	19	PD.14	1/0	General purpose input/output digital pin
			RXD2	I	RXD2: Data receiver input pin for UART2
39	24	20	PD.15	I/O	General purpose input/output digital pin
39			TXD2	0	TXD2: Data transmitter output pin for UART2
40			PC.5	I/O	General purpose input/output digital pin
10			MOSI01	0	MOSI01: SPI0 2 nd MOSI (Master Out, Slave In) pin
41			PC.4	1/0	General purpose input/output digital pin
-			MISO01	ı	MISO01: SPI0 2 nd MISO (Master In, Slave Out) pin
	25	21	PC.3	1/0	General purpose input/output digital pin
42			MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
			I2SDO	0	I2SDO: I ² S data output
	26	22	PC.2	1/0	General purpose input/output digital pin
43			MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
			I2SDI	I	I2SDI: I ² S data input
	27	23	PC.1	1/0	General purpose input/output digital pin
44			SPICLK0	1/0	SPICLK0: SPI0 serial clock pin
			I2SBCLK	I/O	I2SBCLK: I ² S bit clock pin
	28	24	PC.0	1/0	General purpose input/output digital pin
45			SPISS00	1/0	SPISS00: SPI0 slave select pin
			I2SLRCL K	1/0	I2SLRCLK: I ² S left right channel clock
46			PE.6	I/O	General purpose input/output digital pin
47	29		PE.5	I/O	General purpose input/output digital pin
4/			PWM5	0	PWM5: PWM output
48	30		PB.11	I/O	General purpose input/output digital pin
			TM3	0	TM3: Timer3 external counter input



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			PWM4	0	PWM4: PWM output
	31		PB.10	I/O	General purpose input/output digital pin
49	31		TM2	0	TM2: Timer2 external counter input
			SPISS01	I/O	SPISS01: SPI0 2 nd slave select pin
	32		PB.9	I/O	General purpose input/output digital pin
50	32		TM1	0	TM1: Timer1 external counter input
			SPISS11	I/O	SPISS11: SPI1 2 nd slave select pin
51			PE.4	I/O	General purpose input/output digital pin
52			PE.3	I/O	General purpose input/output digital pin
53			PE.2	I/O	General purpose input/output digital pin
54			PE.1	I/O	General purpose input/output digital pin
54			PWM7	0	PWM7: PWM output
- F F			PE.0	I/O	General purpose input/output digital pin
55			PWM6	0	PWM6: PWM output
56			PC.13	I/O	General purpose input/output digital pin
50			MOSI11	0	MOSI11: SPI1 2 nd MOSI (Master Out, Slave In) pin
57			PC.12	I/O	General purpose input/output digital pin
			MISO11	1	MISO11: SPI1 2 nd MISO (Master In, Slave Out) pin
58	33		PC.11	I/O	General purpose input/output digital pin
30	33		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
59	34		PC.10	I/O	General purpose input/output digital pin
33	J 4		MISO10	I	MISO10: SPI1 MISO (Master In, Slave Out) pin
00	25		PC.9	I/O	General purpose input/output digital pin
60	35		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
61	36		PC.8	I/O	General purpose input/output digital pin
01			SPISS10	I/O	SPISS10: SPI1 slave select pin
	37		PA.15	I/O	General purpose input/output digital pin
62		25	PWM3	0	PWM3: PWM output pin
			I2SMCLK	0	I2SMCLK: I ² S master clock output pin
63	38	26	PA.14	I/O	General purpose input/output digital pin

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 72 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			PWM2	0	PWM2: PWM output
64	20	27	PA.13	I/O	General purpose input/output digital pin
64	39	21	PWM1	0	PWM1: PWM output
65	40	28	PA.12	I/O	General purpose input/output digital pin
05	40	20	PWM0	0	PWM0: PWM output
66	41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
67	42	30	ICE_CK	I	Serial Wired Debugger Clock pin
68			VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
69			VSS	Р	Ground
70	43	31	AVSS	AP	Ground Pin for analog circuit
71	44	32	PA.0	I/O	General purpose input/output digital pin
''	77	32	ADC0	Al	ADC0: ADC analog input
72	45	33	PA.1	I/O	General purpose input/output digital pin
12	45		ADC1	Al	ADC1: ADC analog input
73	46	34	PA.2	I/O	General purpose input/output digital pin
73	40	34	ADC2	Al	ADC2: ADC analog input
74	47	35	PA.3	1/0	General purpose input/output digital pin
'-	77	33	ADC3	Al	ADC3: ADC analog input
75	48	36	PA.4	1/0	General purpose input/output digital pin
"	40	00	ADC4	Al	ADC4: ADC analog input
76	49	37	PA.5	1/0	General purpose input/output digital pin
"	40	01	ADC5	Al	ADC5: ADC analog input
77	50	38	PA.6	1/0	General purpose input/output digital pin
''	00		ADC6	Al	ADC6: ADC analog input
	51	39	PA.7	1/0	General purpose input/output digital pin
78			ADC7	Al	ADC7: ADC analog input
			SPISS21	I/O	SPISS21: SPI2 2 nd slave select pin
79			Vref	AP	Voltage reference input for ADC
80	52	40	AVDD	AP	Power supply for internal analog circuit
81			PD.0	I/O	General purpose input/output digital pin

Publication Release Date: Oct 22, 2010 Revision V1.06



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			SPISS20	I/O	SPISS20: SPI2 slave select pin
82			PD.1	I/O	General purpose input/output digital pin
02			SPICLK2	I/O	SPICLK2: SPI2 serial clock pin
83			PD.2	I/O	General purpose input/output digital pin
00			MISO20	I	MISO20: SPI2 MISO (Master In, Slave Out) pin
84			PD.3	1/0	General purpose input/output digital pin
04			MOSI20	0	MOSI20: SPI2 MOSI (Master Out, Slave In) pin
85			PD.4	I/O	General purpose input/output digital pin
0.5			MISO21	I	MISO21: SPI2 2 nd MISO (Master In, Slave Out) pin
86			PD.5	I/O	General purpose input/output digital pin
00			MOSI21	0	MOSI21: SPI2 2 nd MOSI (Master Out, Slave In) pin
87	53	41	PC.7	1/0	General purpose input/output digital pin
01	33	71	CPN0	I	CPN0: Comparator0 Negative input pin
88	54	42	PC.6	I/O	General purpose input/output digital pin
	04	72	CPP0	I	CPP0: Comparator0 Positive input pin
89	55		PC.15	I/O	General purpose input/output digital pin
00	00		CPN1	I	CPN1: Comparator1 Negative input pin
90	56		PC.14	I/O	General purpose input/output digital pin
30	00		CPP1	I	CPP1: Comparator1 Positive input pin
91	57	43	PB.15	I/O	General purpose input/output digital pin
31	37	40	/INT1	I	/INT1: External interrupt0 input pin
92	58	44	XT1_OUT	0	External 4~24 MHz crystal output pin
93	59	45	XT1_IN	I	External 4~24 MHz crystal input pin
94	60	46	/RESET	ı	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
95	61		VSS	Р	Ground
96	62		VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
97			PS2DAT	I/O	PS2 Data pin
98			PS2CLK	I/O	PS2 clock pin
99	63	47	PVSS	Р	PLL Ground

- 74 -

Publication Release Date: Dec. 22, 2010 Revision V1.06

NuMicro™ NUC100 Series Technical Reference Manual



	Pin No.					
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description	
			PB.8	I/O		General purpose input/output digital pin
100	100 64	48	STADC	I		STADC: ADC external trigger input.
			TM0	0		TM0: Timer0 external counter input

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power

nuvoton

3.6.1.4 NuMicro™ NUC140 Medium Density Pin Description

	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
1			PE.15	I/O	General purpose input/output digital pin
2			PE.14	1/0	General purpose input/output digital pin
3			PE.13	I/O	General purpose input/output digital pin
			PB.14	1/0	General purpose input/output digital pin
4	1		/INT0	I	/INT0: External interrupt1 input pin
			SPISS31	I/O	SPISS31: SPI3 2 nd slave select pin
5	2		PB.13	1/0	General purpose input/output digital pin
	2		CPO1	0	Comparator1 output pin
			PB.12	I/O	General purpose input/output digital pin
6	3	1	CPO0	0	Comparator0 output pin
			CLKO	0	Frequency Divider output pin
7	4	2	X32O	0	External 32.768 kHz crystal output pin
8	5	3	X32I	I	External 32.768 kHz crystal input pin
9	6	4	PA.11	1/0	General purpose input/output digital pin
9	0		I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
10	7	5	PA.10	I/O	General purpose input/output digital pin
10	,		I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
11	8	6	PA.9	I/O	General purpose input/output digital pin
''	0	0	I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
40	0	7	PA.8	I/O	General purpose input/output digital pin
12	9	7	I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
40			PD.8	I/O	General purpose input/output digital pin
13			SPISS30	I/O	SPISS30: SPI3 slave select pin
14			PD.9	I/O	General purpose input/output digital pin
14			SPICLK3	I/O	SPICLK3: SPI3 serial clock pin
15			PD.10	I/O	General purpose input/output digital pin
15			MISO30	I	MISO30: SPI3 MISO (Master In, Slave Out) pin
16			PD.11	I/O	General purpose input/output digital pin

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 76 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			MOSI30	0	MOSI30: SPI3 MOSI (Master Out, Slave In) pin
17			PD.12	I/O	General purpose input/output digital pin
17			MISO31	I	MISO31: SPI3 2 nd MISO (Master In, Slave Out) pin
18			PD.13	1/0	General purpose input/output digital pin
10			MOSI31	0	MOSI31: SPI3 2 nd MOSI (Master Out, Slave In) pin
19	10	8	PB.4	1/0	General purpose input/output digital pin
19	10	0	RXD1	1	RXD1: Data receiver input pin for UART1
20	11	9	PB.5	1/0	General purpose input/output digital pin
20	11	9	TXD1	0	TXD1: Data transmitter output pin for UART1
21	12		PB.6	1/0	General purpose input/output digital pin
21	12		RTS1		RTS1: Request to Send output pin for UART1
22	13		PB.7	1/0	General purpose input/output digital pin
22	13		CTS1		CTS1: Clear to Send input pin for UART1
23	14	10	LDO	Р	LDO output pin
24	15	11	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital function
25	16	12	VSS	Р	Ground
26			PE.8	1/0	General purpose input/output digital pin
27			PE.7	1/0	General purpose input/output digital pin
28	17	13	VBUS	USB	POWER SUPPLY: From USB Host or HUB.
29	18	14	VDD33	USB	Internal Power Regulator Output 3.3V Decoupling Pin
30	19	15	D-	USB	USB Differential Signal D-
31	20	16	D+	USB	USB Differential Signal D+
32	21	17	PB.0	1/0	General purpose input/output digital pin
32	21	17	RXD0	1	RXD0: Data receiver input pin for UART0
33	22	18	PB.1	I/O	General purpose input/output digital pin
55		10	TXD0	0	TXD0: Data transmitter output pin for UART0
34	23		PB.2	I/O	General purpose input/output digital pin
J -1	20		RTS0		RTS0: Request to Send output pin for UART0
35	24		PB.3	I/O	General purpose input/output digital pin

Publication Release Date: Oct 22, 2010 Revision V1.06



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			CTS0		CTS0: Clear to Send input pin for UART0
36	25	19	PD.6	I/O	General purpose input/output digital pin
30	25	19	CANRX0	I	CAN Bus0 RX Input
37	26	20	PD.7	I/O	General purpose input/output digital pin
	20	20	CANTX0	0	CAN Bus0 TX Output
38	27		PD.14	1/0	General purpose input/output digital pin
	21		RXD2	I	RXD2: Data receiver input pin for UART2
39	28		PD.15	I/O	General purpose input/output digital pin
39	20		TXD2	0	TXD2: Data transmitter output pin for UART2
40			PC.5	I/O	General purpose input/output digital pin
-0			MOSI01	0	MOSI01: SPI0 2 nd MOSI (Master Out, Slave In) pin
41			PC.4	I/O	General purpose input/output digital pin
"'			MISO01	I	MISO01: SPI0 2 nd MISO (Master In, Slave Out) pin
		21	PC.3	I/O	General purpose input/output digital pin
42	29		MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
			I2SDO	0	I2SDO: I ² S data output
		22	PC.2	I/O	General purpose input/output digital pin
43	30		MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
			I2SDI	I	I2SDI: I ² S data input
			PC.1	1/0	General purpose input/output digital pin
44	31	23	SPICLK0	I/O	SPICLK0: SPI0 serial clock pin
			I2SBCLK	1/0	I2SBCLK: I ² S bit clock pin
			PC.0	I/O	General purpose input/output digital pin
45	32	24	SPISS00	1/0	SPISS00: SPI0 slave select pin
			I2SLRCL K	1/0	I2SLRCLK: I ² S left right channel clock
46			PE.6	I/O	General purpose input/output digital pin
47			PE.5	I/O	General purpose input/output digital pin
			PWM5	0	PWM5: PWM output
48			PB.11	I/O	General purpose input/output digital pin

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 78 -



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
			ТМ3	0	TM3: Timer3 external counter input
			PWM4	0	PWM4: PWM output
			PB.10	I/O	General purpose input/output digital pin
49			TM2	0	TM2: Timer2 external counter input
			SPISS01	I/O	SPISS01: SPI0 2 nd slave select pin
			PB.9	I/O	General purpose input/output digital pin
50			TM1	0	TM1: Timer1 external counter input
			SPISS11	I/O	SPISS11: SPI1 2 nd slave select pin
51			PE.4	I/O	General purpose input/output digital pin
52			PE.3	I/O	General purpose input/output digital pin
53			PE.2	I/O	General purpose input/output digital pin
F.4			PE.1	I/O	General purpose input/output digital pin
54			PWM7	0	PWM7: PWM output
55			PE.0	I/O	General purpose input/output digital pin
55			PWM6	0	PWM6: PWM output
F.G.			PC.13	I/O	General purpose input/output digital pin
56			MOSI11	0	MOSI11: SPI1 2 nd MOSI (Master Out, Slave In) pin
57			PC.12	I/O	General purpose input/output digital pin
57			MISO11	I	MISO11: SPI1 2 nd MISO (Master In, Slave Out) pin
58	33		PC.11	I/O	General purpose input/output digital pin
56	33		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
F0.	34		PC.10	I/O	General purpose input/output digital pin
59	34		MISO10	I	MISO10: SPI1 MISO (Master In, Slave Out) pin
60	25		PC.9	I/O	General purpose input/output digital pin
60	35		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
61	36		PC.8	I/O	General purpose input/output digital pin
01	30		SPISS10	I/O	SPISS10: SPI1 slave select pin
			PA.15	I/O	General purpose input/output digital pin
62	37	25	PWM3	0	PWM3: PWM output pin
			I2SMCLK	0	I2SMCLK: I ² S master clock output pin

Publication Release Date: Oct 22, 2010 Revision V1.06



	Pin No.				
LQFP	LQFP	LQFP	Pin Name	Pin Type	Description
100	64	48	DA 44	1/0	
63	38	26	PA.14	1/0	General purpose input/output digital pin
			PWM2	0	PWM2: PWM output
64	39	27	PA.13	I/O	General purpose input/output digital pin
			PWM1	0	PWM1: PWM output
65	40	28	PA.12	I/O	General purpose input/output digital pin
		1	PWM0	0	PWM0: PWM output
66	41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
67	42	30	ICE_CK	I	Serial Wired Debugger Clock pin
68			VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
69			VSS	Р	Ground
70	43	31	AVSS	AP	Ground Pin for analog circuit
		32	PA.0	I/O	General purpose input/output digital pin
71	44		ADC0	Al	ADC0: ADC analog input
70	45		PA.1	I/O	General purpose input/output digital pin
72	45	33	ADC1	Al	ADC1: ADC analog input
70	40	34	PA.2	I/O	General purpose input/output digital pin
73	46		ADC2	Al	ADC2: ADC analog input
		0.5	PA.3	I/O	General purpose input/output digital pin
74	47	35	ADC3	Al	ADC3: ADC analog input
			PA.4	I/O	General purpose input/output digital pin
75	48	36	ADC4	Al	ADC4: ADC analog input
		07	PA.5	I/O	General purpose input/output digital pin
76	49	37	ADC5	Al	ADC5: ADC analog input
			PA.6	I/O	General purpose input/output digital pin
77	50	38	ADC6	Al	ADC6: ADC analog input
		00	PA.7	I/O	General purpose input/output digital pin
78	51	39	ADC7	Al	ADC7: ADC analog input
			SPISS21	I/O	SPISS21: SPI2 2 nd slave select pin
79			Vref	AP	Voltage reference input for ADC
80	52	40	AVDD	AP	Power supply for internal analog circuit

- 80 -

Publication Release Date: Dec. 22, 2010 Revision V1.06



	Pin No.				
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description
81			PD.0	1/0	General purpose input/output digital pin
01			SPISS20	1/0	SPISS20: SPI2 slave select pin
82			PD.1	1/0	General purpose input/output digital pin
02			SPICLK2	I/O	SPICLK2: SPI2 serial clock pin
83			PD.2	1/0	General purpose input/output digital pin
03			MISO20	I	MISO20: SPI2 MISO (Master In, Slave Out) pin
84			PD.3	1/0	General purpose input/output digital pin
04			MOSI20	0	MOSI20: SPI2 MOSI (Master Out, Slave In) pin
85			PD.4	1/0	General purpose input/output digital pin
05			MISO21	I	MISO21: SPI2 2 nd MISO (Master In, Slave Out) pin
86			PD.5	1/0	General purpose input/output digital pin
00			MOSI21	0	MOSI21: SPI2 2 nd MOSI (Master Out, Slave In) pin
87	53	41	PC.7	1/0	General purpose input/output digital pin
01	00	71	CPN0	I	CPN0: Comparator0 Negative input pin
88	54	42	PC.6	1/0	General purpose input/output digital pin
	04	72	CPP0	I	CPP0: Comparator0 Positive input pin
89	55		PC.15	1/0	General purpose input/output digital pin
00	00		CPN1	I	CPN1: Comparator1 Negative input pin
90	56		PC.14	1/0	General purpose input/output digital pin
30	00		CPP1	I	CPP1: Comparator1 Positive input pin
91	57	43	PB.15	1/0	General purpose input/output digital pin
01	01	40	/INT1	I	/INT1: External interrupt0 input pin
92	58	44	XT1_OUT	0	External 4~24 MHz crystal output pin
93	59	45	XT1_IN	I	External 4~24 MHz crystal input pin
94	60	46	/RESET	I	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
95	61		VSS	Р	Ground
96	62		VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
97			PS2DAT	1/0	PS2 Data pin
98			PS2CLK	1/0	PS2 clock pin

Publication Release Date: Oct 22, 2010 Revision V1.06

NuMicro™ NUC100 Series Technical Reference Manual

nuvoton

	Pin No.					
LQFP 100	LQFP 64	LQFP 48	Pin Name	Pin Type	Description	
99	63	47	PVSS	Р		PLL Ground
			PB.8	I/O		General purpose input/output digital pin
100	64	48	STADC	ı		STADC: ADC external trigger input.
			TM0	0		TM0: Timer0 external counter input

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power

- 82 -



3.6.2 NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density Pin Description

3.6.2.1 NuMicro™ NUC100 Low Density Pin Description

Pin	Pin No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
1		PB.14	I/O	General purpose input/output digital pin
'		/INT0	I	/INT0: External interrupt1 input pin
		PB.13	I/O	General purpose input/output digital pin
2		CPO1	0	Comparator1 output pin
		AD1	I/O	EBI Address/Data bus bit1 (64pin package only)
		PB.12	I/O	General purpose input/output digital pin
3	1	CPO0	0	Comparator0 output pin
		CLKO	0	Frequency Divider output pin
		AD0	I/O	EBI Address/Data bus bit0 (64pin package only)
4	2	X32O	0	External 32.768 kHz crystal output pin
5	3	X32I	ı	External 32.768 kHz crystal input pin
	4	PA.11	I/O	General purpose input/output digital pin
6	-	I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
		nRD	0	EBI read enable output pin (64pin package only)
	5	PA.10	I/O	General purpose input/output digital pin
7		I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
		nWR	0	EBI write enable output pin (64pin package only)
8	6	PA.9	I/O	General purpose input/output digital pin
0		I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
9	7	PA.8	I/O	General purpose input/output digital pin
9	7	I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
10	8	PB.4	I/O	General purpose input/output digital pin
10	0	RXD1	I	RXD1: Data receiver input pin for UART1
11	9	PB.5	I/O	General purpose input/output digital pin
''	9	TXD1	0	TXD1: Data transmitter output pin for UART1
12		PB.6	I/O	General purpose input/output digital pin
		RTS1		RTS1: Request to Send output pin for UART1



Pin	No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		ALE	0	EBI address latch enable output pin (64pin package only)
		PB.7	I/O	General purpose input/output digital pin
13		CTS1		CTS1: Clear to Send input pin for UART1
		nCS	0	EBI chip select enable output pin (64pin package only)
14	10	LDO	Р	LDO output pin
15	11	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital function
16	12	VSS	Р	Ground
17	13	PB.0	I/O	General purpose input/output digital pin
17	13	RXD0	I	RXD0: Data receiver input pin for UART0
18	14	PB.1	I/O	General purpose input/output digital pin
	14	TXD0	0	TXD0: Data transmitter output pin for UART0
	15	PB.2	I/O	General purpose input/output digital pin
19	10	RTS0		RTS0: Request to Send output pin for UART0
		nWRL	0	EBI low byte write enable output pin (64pin package only)
	16	PB.3	I/O	General purpose input/output digital pin
20	10	CTS0		CTS0: Clear to Send input pin for UART0
		nWRH	0	EBI high byte write enable output pin (64pin package only)
21		PD.6	I/O	General purpose input/output digital pin
22		PD.7	I/O	General purpose input/output digital pin
23		PD.14	I/O	General purpose input/output digital pin
24		PD.15	I/O	General purpose input/output digital pin
		PC.3	I/O	General purpose input/output digital pin
25	17	MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
		I2SDO	0	I2SDO: I ² S data output
		PC.2	I/O	General purpose input/output digital pin
26	18	MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
		I2SDI	I	I2SDI: I ² S data input

- 84 -

Publication Release Date: Dec. 22, 2010 Revision V1.06



Pin	Pin No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		PC.1	I/O	General purpose input/output digital pin
27	19	SPICLK0	I/O	SPICLK0: SPI0 serial clock pin
		I2SBCLK	I/O	I2SBCLK: I ² S bit clock pin
		PC.0	I/O	General purpose input/output digital pin
28	20	SPISS00	I/O	SPISS00: SPI0 slave select pin
		I2SLRCLK	I/O	I2SLRCLK: I ² S left right channel clock
29	21	PE.5	I/O	General purpose input/output digital pin
30	22	PB.11	I/O	General purpose input/output digital pin
30	22	ТМ3	0	TM3: Timer3 external counter input
31	23	PB.10	I/O	General purpose input/output digital pin
31	25	TM2	0	TM2: Timer2 external counter input
32	24	PB.9	I/O	General purpose input/output digital pin
32	24	TM1	0	TM1: Timer1 external counter input
33		PC.11	I/O	General purpose input/output digital pin
33		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
34		PC.10	I/O	General purpose input/output digital pin
		MISO10	ı	MISO10: SPI1 MISO (Master In, Slave Out) pin
35		PC.9	I/O	General purpose input/output digital pin
		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
		PC.8	I/O	General purpose input/output digital pin
36		SPISS10	I/O	SPISS10: SPI1 slave select pin
		MCLK	0	EBI external clock output pin (64pin package only)
		PA.15	I/O	General purpose input/output digital pin
37	25	PWM3	0	PWM3: PWM output pin
		I2SMCLK	0	I2SMCLK: I ² S master clock output pin
	26	PA.14	I/O	General purpose input/output digital pin
38	20	PWM2	0	PWM2: PWM output
		AD15	I/O	EBI Address/Data bus bit15 (64pin package only)
39	27	PA.13	I/O	General purpose input/output digital pin
	<u> </u>	PWM1	0	PWM1: PWM output



Pin	No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		AD14	I/O	EBI Address/Data bus bit14 (64pin package only)
	28	PA.12	I/O	General purpose input/output digital pin
40	20	PWM0	0	PWM0: PWM output
		AD13	I/O	EBI Address/Data bus bit13 (64pin package only)
41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
42	30	ICE_CK	I	Serial Wired Debugger Clock pin
43	31	AVSS	AP	Ground Pin for analog circuit
44	32	PA.0	I/O	General purpose input/output digital pin
44	32	ADC0	Al	ADC0: ADC analog input
	33	PA.1	I/O	General purpose input/output digital pin
45	33	ADC1	Al	ADC1: ADC analog input
		AD12	I/O	EBI Address/Data bus bit12 (64pin package only)
	34	PA.2	I/O	General purpose input/output digital pin
46		ADC2	Al	ADC2: ADC analog input
		AD11	I/O	EBI Address/Data bus bit11 (64pin package only)
	35	PA.3	I/O	General purpose input/output digital pin
47		ADC3	Al	ADC3: ADC analog input
		AD10	I/O	EBI Address/Data bus bit10 (64pin package only)
	36	PA.4	I/O	General purpose input/output digital pin
48	00	ADC4	Al	ADC4: ADC analog input
		AD9	I/O	EBI Address/Data bus bit9 (64pin package only)
	37	PA.5	I/O	General purpose input/output digital pin
49	37	ADC5	Al	ADC5: ADC analog input
		AD8	I/O	EBI Address/Data bus bit8 (64pin package only)
	38	PA.6	I/O	General purpose input/output digital pin
50	50	ADC6	Al	ADC6: ADC analog input
		AD7	I/O	EBI Address/Data bus bit7 (64pin package only)
	39	PA.7	I/O	General purpose input/output digital pin
51	09	ADC7	Al	ADC7: ADC analog input
		AD6	I/O	EBI Address/Data bus bit6 (64pin package only)

Publication Release Date: Dec. 22, 2010 Revision V1.06



	Pin Name		
QFP 48		Pin Type	Description
40	AVDD	AP	Power supply for internal analog circuit
	PC.7	1/0	General purpose input/output digital pin
71	CPN0	I	CPN0: Comparator0 Negative input pin
	AD5	1/0	EBI Address/Data bus bit5 (64pin package only)
	PC.6	1/0	General purpose input/output digital pin
72	CPP0	I	CPP0: Comparator0 Positive input pin
	AD4	1/0	EBI Address/Data bus bit4 (64pin package only)
	PC.15	1/0	General purpose input/output digital pin
•	CPN1	I	CPN1: Comparator1 Negative input pin
•	AD3	1/0	EBI Address/Data bus bit3 (64pin package only)
	PC.14	1/0	General purpose input/output digital pin
•	CPP1	I	CPP1: Comparator1 Positive input pin
-	AD2	1/0	EBI Address/Data bus bit2 (64pin package only)
	PB.15	1/0	General purpose input/output digital pin
	/INT1	I	/INT1: External interrupt0 input pin
44	XT1_OUT	0	External 4~24 MHz crystal output pin
45	XT1_IN	ı	External 4~24 MHz crystal input pin
46	/RESET	ı	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
	VSS	Р	Ground
	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
47	PVSS	Р	PLL Ground
	PB.8	I/O	General purpose input/output digital pin
48	STADC	I	STADC: ADC external trigger input.
	TM0	0	TM0: Timer0 external counter input
	41 42 43 44 45 46	48 40 AVDD 41 PC.7 CPN0 AD5 42 PC.6 CPP0 AD4 PC.15 CPN1 AD3 PC.14 CPP1 AD2 43 PB.15 //INT1 44 XT1_OUT 45 XT1_IN 46 //RESET VSS VDD 47 PVSS PB.8 48 STADC	48 40 AVDD AP 41 PC.7 CPN0 I AD5 I/O CPP0 I AD4 PC.15 I/O CPN1 AD3 I/O PC.14 I/O CPP1 AD2 I/O AD2 I/O PB.15 I/O I/O CPP1 I AD2 I/O AD4 Y/O PB.15 I/O II AD7 PB.15 I/O CPP1 I AD7 I AD7 PB.15 I/O II I I I I I I I I I I I

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power



3.6.2.2 NuMicro™ NUC120 Low Density Pin Description

Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
1		PB.14	I/O	General purpose input/output digital pin
'		/INT0	I	/INT0: External interrupt1 input pin
		PB.13	I/O	General purpose input/output digital pin
2		CPO1	0	Comparator1 output pin
		AD1	I/O	EBI Address/Data bus bit1 (64pin package only)
		PB.12	I/O	General purpose input/output digital pin
3	1	CPO0	0	Comparator0 output pin
		CLKO	0	Frequency Divider output pin
		AD0	I/O	EBI Address/Data bus bit0 (64pin package only)
4	2	X32O	0	External 32.768 kHz crystal output pin
5	3	X32I	I	External 32.768 kHz crystal input pin
	4	PA.11	I/O	General purpose input/output digital pin
6	4	I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
		nRD	0	EBI read enable output pin (64pin package only)
	5	PA.10	I/O	General purpose input/output digital pin
7		I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
		nWR	0	EBI write enable output pin (64pin package only)
8	6	PA.9	I/O	General purpose input/output digital pin
	O	I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
0	7	PA.8	I/O	General purpose input/output digital pin
9	7	I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
10	8	PB.4	I/O	General purpose input/output digital pin
10	0	RXD1	I	RXD1: Data receiver input pin for UART1
11	9	PB.5	I/O	General purpose input/output digital pin
''	IJ	TXD1	0	TXD1: Data transmitter output pin for UART1
		PB.6	I/O	General purpose input/output digital pin
12		RTS1		RTS1: Request to Send output pin for UART1
		ALE	0	EBI address latch enable output pin (64pin package only)

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 88 -



Pin	No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		PB.7	I/O	General purpose input/output digital pin
13		CTS1		CTS1: Clear to Send input pin for UART1
		nCS	0	EBI chip select enable output pin (64pin package only)
14	10	LDO	Р	LDO output pin
15	11	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital function
16	12	VSS	Р	Ground
17	13	VBUS	USB	POWER SUPPLY: From USB Host or HUB.
18	14	VDD33	USB	Internal Power Regulator Output 3.3V Decoupling Pin
19	15	D-	USB	USB Differential Signal D-
20	16	D+	USB	USB Differential Signal D+
21	17	PB.0	I/O	General purpose input/output digital pin
	.,	RXD0	I	RXD0: Data receiver input pin for UART0
22	18	PB.1	I/O	General purpose input/output digital pin
		TXD0	0	TXD0: Data transmitter output pin for UART0
	19	PB.2	I/O	General purpose input/output digital pin
23	. •	RTS0		RTS0: Request to Send output pin for UART0
		nWRL	0	EBI low byte write enable output pin (64pin package only)
	20	PB.3	I/O	General purpose input/output digital pin
24	10	CTS0		CTS0: Clear to Send input pin for UART0
		nWRH	o	EBI high byte write enable output pin (64pin package only)
		PC.3	I/O	General purpose input/output digital pin
25	21	MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
		I2SDO	0	I2SDO: I ² S data output
		PC.2	I/O	General purpose input/output digital pin
26	22	MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
		I2SDI	I	I2SDI: I ² S data input
27	23	PC.1	I/O	General purpose input/output digital pin
		SPICLK0	I/O	SPICLK0: SPI0 serial clock pin

- 89 -

Publication Release Date: Oct 22, 2010 Revision V1.06



Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		I2SBCLK	I/O	I2SBCLK: I ² S bit clock pin
		PC.0	I/O	General purpose input/output digital pin
28	24	SPISS00	I/O	SPISS00: SPI0 slave select pin
		I2SLRCLK	I/O	I2SLRCLK: I ² S left right channel clock
29		PE.5	I/O	General purpose input/output digital pin
30		PB.11	I/O	General purpose input/output digital pin
30		TM3	0	TM3: Timer3 external counter input
31		PB.10	I/O	General purpose input/output digital pin
31		TM2	0	TM2: Timer2 external counter input
32		PB.9	I/O	General purpose input/output digital pin
52		TM1	0	TM1: Timer1 external counter input
33		PC.11	I/O	General purpose input/output digital pin
33		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
34		PC.10	I/O	General purpose input/output digital pin
34		MISO10	I	MISO10: SPI1 MISO (Master In, Slave Out) pin
35		PC.9	I/O	General purpose input/output digital pin
33		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
		PC.8	I/O	General purpose input/output digital pin
36		SPISS10	I/O	SPISS10: SPI1 slave select pin
		MCLK	0	EBI external clock output pin (64pin package only)
		PA.15	I/O	General purpose input/output digital pin
37	25	PWM3	0	PWM3: PWM output pin
		I2SMCLK	0	I2SMCLK: I ² S master clock output pin
	26	PA.14	I/O	General purpose input/output digital pin
38	20	PWM2	0	PWM2: PWM output
		AD15	I/O	EBI Address/Data bus bit15 (64pin package only)
	27	PA.13	I/O	General purpose input/output digital pin
39		PWM1	0	PWM1: PWM output
		AD14	I/O	EBI Address/Data bus bit14 (64pin package only)
40	28	PA.12	I/O	General purpose input/output digital pin

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 90 -



Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		PWM0	0	PWM0: PWM output
		AD13	I/O	EBI Address/Data bus bit13 (64pin package only)
41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
42	30	ICE_CK	I	Serial Wired Debugger Clock pin
43	31	AVSS	AP	Ground Pin for analog circuit
44	32	PA.0	I/O	General purpose input/output digital pin
77	32	ADC0	Al	ADC0: ADC analog input
	33	PA.1	I/O	General purpose input/output digital pin
45	33	ADC1	Al	ADC1: ADC analog input
		AD12	I/O	EBI Address/Data bus bit12 (64pin package only)
	34	PA.2	I/O	General purpose input/output digital pin
46	34	ADC2	Al	ADC2: ADC analog input
		AD11	I/O	EBI Address/Data bus bit11 (64pin package only)
	35	PA.3	I/O	General purpose input/output digital pin
47		ADC3	Al	ADC3: ADC analog input
		AD10	I/O	EBI Address/Data bus bit10 (64pin package only)
	36	PA.4	I/O	General purpose input/output digital pin
48	30	ADC4	Al	ADC4: ADC analog input
		AD9	I/O	EBI Address/Data bus bit9 (64pin package only)
	37	PA.5	I/O	General purpose input/output digital pin
49	31	ADC5	Al	ADC5: ADC analog input
		AD8	I/O	EBI Address/Data bus bit8 (64pin package only)
	38	PA.6	I/O	General purpose input/output digital pin
50	30	ADC6	Al	ADC6: ADC analog input
		AD7	I/O	EBI Address/Data bus bit7 (64pin package only)
	39	PA.7	I/O	General purpose input/output digital pin
51	აყ	ADC7	Al	ADC7: ADC analog input
		AD6	I/O	EBI Address/Data bus bit6 (64pin package only)
52	40	AVDD	AP	Power supply for internal analog circuit
53	41	PC.7	I/O	General purpose input/output digital pin



Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		CPN0	I	CPN0: Comparator0 Negative input pin
		AD5	I/O	EBI Address/Data bus bit5 (64pin package only)
	42	PC.6	I/O	General purpose input/output digital pin
54	72	CPP0	I	CPP0: Comparator0 Positive input pin
		AD4	I/O	EBI Address/Data bus bit4 (64pin package only)
		PC.15	I/O	General purpose input/output digital pin
55		CPN1	I	CPN1: Comparator1 Negative input pin
		AD3	I/O	EBI Address/Data bus bit3 (64pin package only)
		PC.14	I/O	General purpose input/output digital pin
56		CPP1	I	CPP1: Comparator1 Positive input pin
		AD2	I/O	EBI Address/Data bus bit2 (64pin package only)
57	43	PB.15	I/O	General purpose input/output digital pin
57		/INT1	I	/INT1: External interrupt0 input pin
58	44	XT1_OUT	0	External 4~24 MHz crystal output pin
59	45	XT1_IN	I	External 4~24 MHz crystal input pin
60	46	/RESET	I	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
61		VSS	Р	Ground
62		VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
63	47	PVSS	Р	PLL Ground
		PB.8	I/O	General purpose input/output digital pin
64	48	STADC	I	STADC: ADC external trigger input.
		TM0	0	TM0: Timer0 external counter input

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 92 -



3.6.2.3 NuMicro™ NUC130 Low Density Pin Description

Pin	Pin No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
1		PB.14	I/O	General purpose input/output digital pin
'		/INT0	I	/INT0: External interrupt1 input pin
		PB.13	I/O	General purpose input/output digital pin
2		CPO1	0	Comparator1 output pin
		AD1	I/O	EBI Address/Data bus bit1 (64pin package only)
		PB.12	I/O	General purpose input/output digital pin
3	1	CPO0	0	Comparator0 output pin
		CLKO	0	Frequency Divider output pin
		AD0	I/O	EBI Address/Data bus bit0 (64pin package only)
4	2	X32O	0	External 32.768 kHz crystal output pin
5	3	X32I	ı	External 32.768 kHz crystal input pin
	4	PA.11	I/O	General purpose input/output digital pin
6		I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
		nRD	0	EBI read enable output pin (64pin package only)
	5	PA.10	I/O	General purpose input/output digital pin
7		I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
		nWR	0	EBI write enable output pin (64pin package only)
8	6	PA.9	I/O	General purpose input/output digital pin
	0	I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
9	7	PA.8	I/O	General purpose input/output digital pin
9	,	I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
10	8	PB.4	I/O	General purpose input/output digital pin
10	0	RXD1	I	RXD1: Data receiver input pin for UART1
11	9	PB.5	I/O	General purpose input/output digital pin
''	9	TXD1	0	TXD1: Data transmitter output pin for UART1
		PB.6	I/O	General purpose input/output digital pin
12		RTS1		RTS1: Request to Send output pin for UART1
		ALE	0	EBI address latch enable output pin (64pin package only)



Pin	No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		PB.7	I/O	General purpose input/output digital pin
13		CTS1		CTS1: Clear to Send input pin for UART1
		nCS	0	EBI chip select enable output pin (64pin package only)
14	10	LDO	Р	LDO output pin
15	11	VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital function
16	12	VSS	Р	Ground
17	13	PB.0	1/0	General purpose input/output digital pin
17	13	RXD0	I	RXD0: Data receiver input pin for UART0
18	14	PB.1	1/0	General purpose input/output digital pin
10	14	TXD0	0	TXD0: Data transmitter output pin for UART0
	15	PB.2	I/O	General purpose input/output digital pin
19	10	RTS0		RTS0: Request to Send output pin for UART0
		nWRL	0	EBI low byte write enable output pin (64pin package only)
	16	PB.3	1/0	General purpose input/output digital pin
20	10	CTS0		CTS0: Clear to Send input pin for UART0
		nWRH	0	EBI high byte write enable output pin (64pin package only)
21	17	PD.6	I/O	General purpose input/output digital pin
	.,,	CANRX0	I	CAN Bus0 RX Input
22	18	PD.7	1/0	General purpose input/output digital pin
	10	CANTX0	0	CAN Bus0 TX Output
23	19	PD.14	I/O	General purpose input/output digital pin
24	20	PD.15	I/O	General purpose input/output digital pin
		PC.3	I/O	General purpose input/output digital pin
25	21	MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
		I2SDO	0	I2SDO: I ² S data output
		PC.2	I/O	General purpose input/output digital pin
26	22	MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
		I2SDI	I	I2SDI: I ² S data input

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 94 -



Pin	No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		PC.1	I/O	General purpose input/output digital pin
27	23	SPICLK0	I/O	SPICLK0: SPI0 serial clock pin
		I2SBCLK	I/O	I2SBCLK: I ² S bit clock pin
		PC.0	I/O	General purpose input/output digital pin
28	24	SPISS00	I/O	SPISS00: SPI0 slave select pin
		I2SLRCLK	I/O	I2SLRCLK: I ² S left right channel clock
29		PE.5	I/O	General purpose input/output digital pin
20		PB.11	I/O	General purpose input/output digital pin
30		ТМ3	0	TM3: Timer3 external counter input
31		PB.10	I/O	General purpose input/output digital pin
31		TM2	0	TM2: Timer2 external counter input
32		PB.9	I/O	General purpose input/output digital pin
32		TM1	0	TM1: Timer1 external counter input
33		PC.11	I/O	General purpose input/output digital pin
		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
34		PC.10	I/O	General purpose input/output digital pin
34		MISO10	I	MISO10: SPI1 MISO (Master In, Slave Out) pin
		PC.9	I/O	General purpose input/output digital pin
35		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
		PC.8	I/O	General purpose input/output digital pin
36		SPISS10	I/O	SPISS10: SPI1 slave select pin
		MCLK	0	EBI external clock output pin (64pin package only)
		PA.15	I/O	General purpose input/output digital pin
37	25	PWM3	0	PWM3: PWM output pin
		I2SMCLK	0	I2SMCLK: I ² S master clock output pin
	26	PA.14	I/O	General purpose input/output digital pin
38	20	PWM2	0	PWM2: PWM output
		AD15	I/O	EBI Address/Data bus bit15 (64pin package only)
39	27	PA.13	I/O	General purpose input/output digital pin



Pin	No.			
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		PWM1	0	PWM1: PWM output
		AD14	I/O	EBI Address/Data bus bit14 (64pin package only)
	28	PA.12	I/O	General purpose input/output digital pin
40	20	PWM0	0	PWM0: PWM output
		AD13	I/O	EBI Address/Data bus bit13 (64pin package only)
41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
42	30	ICE_CK	I	Serial Wired Debugger Clock pin
43	31	AVSS	AP	Ground Pin for analog circuit
44	32	PA.0	I/O	General purpose input/output digital pin
44	32	ADC0	Al	ADC0: ADC analog input
	33	PA.1	I/O	General purpose input/output digital pin
45	33	ADC1	Al	ADC1: ADC analog input
		AD12	I/O	EBI Address/Data bus bit12 (64pin package only)
	34	PA.2	I/O	General purpose input/output digital pin
46		ADC2	Al	ADC2: ADC analog input
		AD11	I/O	EBI Address/Data bus bit11 (64pin package only)
	35	PA.3	I/O	General purpose input/output digital pin
47	33	ADC3	Al	ADC3: ADC analog input
		AD10	I/O	EBI Address/Data bus bit10 (64pin package only)
	36	PA.4	I/O	General purpose input/output digital pin
48	30	ADC4	Al	ADC4: ADC analog input
		AD9	I/O	EBI Address/Data bus bit9 (64pin package only)
	37	PA.5	I/O	General purpose input/output digital pin
49	31	ADC5	Al	ADC5: ADC analog input
		AD8	I/O	EBI Address/Data bus bit8 (64pin package only)
	38	PA.6	I/O	General purpose input/output digital pin
50	30	ADC6	Al	ADC6: ADC analog input
		AD7	I/O	EBI Address/Data bus bit7 (64pin package only)
51	39	PA.7	I/O	General purpose input/output digital pin
	วช	ADC7	Al	ADC7: ADC analog input

Publication Release Date: Dec. 22, 2010 Revision V1.06



Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		AD6	I/O	EBI Address/Data bus bit6 (64pin package only)
52	40	AVDD	AP	Power supply for internal analog circuit
53	41	PC.7	I/O	General purpose input/output digital pin
		CPN0	I	CPN0: Comparator0 Negative input pin
		AD5	I/O	EBI Address/Data bus bit5 (64pin package only)
54	42	PC.6	I/O	General purpose input/output digital pin
	72	CPP0	I	CPP0: Comparator0 Positive input pin
		AD4	I/O	EBI Address/Data bus bit4 (64pin package only)
		PC.15	I/O	General purpose input/output digital pin
55		CPN1	I	CPN1: Comparator1 Negative input pin
		AD3	I/O	EBI Address/Data bus bit3 (64pin package only)
		PC.14	I/O	General purpose input/output digital pin
56		CPP1	I	CPP1: Comparator1 Positive input pin
		AD2	I/O	EBI Address/Data bus bit2 (64pin package only)
57 58	43	PB.15	I/O	General purpose input/output digital pin
		/INT1	I	/INT1: External interrupt0 input pin
58	44	XT1_OUT	0	External 4~24 MHz crystal output pin
59	45	XT1_IN	I	External 4~24 MHz crystal input pin
60	46	/RESET	ı	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
61		VSS	Р	Ground
62		VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
63	47	PVSS	Р	PLL Ground
	48	PB.8	I/O	General purpose input/output digital pin
64		STADC	I	STADC: ADC external trigger input.
		ТМО	0	TM0: Timer0 external counter input

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power



3.6.2.4 NuMicro™ NUC140 Low Density Pin Description

Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
1		PB.14	I/O	General purpose input/output digital pin
		/INT0	I	/INT0: External interrupt1 input pin
		PB.13	I/O	General purpose input/output digital pin
2		CPO1	0	Comparator1 output pin
		AD1	I/O	EBI Address/Data bus bit1 (64pin package only)
		PB.12	I/O	General purpose input/output digital pin
3	1	CPO0	0	Comparator0 output pin
3		CLKO	0	Frequency Divider output pin
		AD0	I/O	EBI Address/Data bus bit0 (64pin package only)
4	2	X32O	0	External 32.768 kHz crystal output pin
5	3	X32I	I	External 32.768 kHz crystal input pin
	4	PA.11	I/O	General purpose input/output digital pin
6		I2C1SCL	I/O	I2C1SCL: I ² C1 clock pin
		nRD	0	EBI read enable output pin (64pin package only)
7	5	PA.10	I/O	General purpose input/output digital pin
		I2C1SDA	I/O	I2C1SDA: I ² C1 data input/output pin
		nWR	0	EBI write enable output pin (64pin package only)
8	6	PA.9	I/O	General purpose input/output digital pin
	0	I2C0SCL	I/O	I2C0SCL: I ² C0 clock pin
9	7	PA.8	I/O	General purpose input/output digital pin
		I2C0SDA	I/O	I2C0SDA: I ² C0 data input/output pin
10	8	PB.4	I/O	General purpose input/output digital pin
		RXD1	I	RXD1: Data receiver input pin for UART1
11	9	PB.5	I/O	General purpose input/output digital pin
		TXD1	0	TXD1: Data transmitter output pin for UART1
		PB.6	I/O	General purpose input/output digital pin
12		RTS1		RTS1: Request to Send output pin for UART1
		ALE	0	EBI address latch enable output pin (64pin package only)

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 98 -



LQFP 64	Description
CTS1	
nCS	 oin
14	RT1
15	34pin package
internal PLL and digital function 16	
17	O source for
18 14 VDD33 USB Internal Power Regulator Output 3.3 19 15 D- USB USB Differential Signal D- 20 16 D+ USB USB Differential Signal D+ 21 17 PB.0 I/O General purpose input/output digital RXD0: Data receiver input pin for UA 22 18 PB.1 I/O General purpose input/output digital TXD0 O TXD0: Data transmitter output pin for UA 23 PB.2 I/O General purpose input/output digital RTS0: Request to Send output pin for UA 24 PB.3 I/O General purpose input/output digital CTS0 CTS0 General purpose input/output digital CTS0: Clear to Send input pin for UA CTS0 CTS0: Clear to Send input pin for UA EBI high byte write enable output package only) EBI high byte write enable output package only)	
18 14 VDD33 USB Pin 19 15 D- USB USB Differential Signal D- 20 16 D+ USB USB Differential Signal D+ 21 17 PB.0 I/O General purpose input/output digital RXD0: Data receiver input pin for UA 22 18 PB.1 I/O General purpose input/output digital TXD0 O TXD0: Data transmitter output pin for DA 23 PB.2 I/O General purpose input/output digital RTS0: Request to Send output pin for DA 24 PB.3 I/O General purpose input/output digital CTS0 25 PB.3 I/O General purpose input/output digital CTS0: Clear to Send input pin for UA 26 PB.3 I/O General purpose input/output digital CTS0: Clear to Send input pin for UA 27 PB.3 I/O General purpose input/output digital CTS0: Clear to Send input pin for UA 28 PB.3 I/O General purpose input/output digital CTS0: Clear to Send input pin for UA 29 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA 29 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA 29 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA 20 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA 20 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA	r HUB.
20 16 D+ USB USB Differential Signal D+ 21 17 PB.0 I/O General purpose input/output digital RXD0: Data receiver input pin for UA 22 PB.1 I/O General purpose input/output digital TXD0 O TXD0: Data transmitter output pin for UA 23 PB.2 I/O General purpose input/output digital RTS0 RTS0: Request to Send output pin for RTS0: Request to Send output pin for UA 24 PB.1 I/O General purpose input/output digital RTS0 RTS0: Request to Send output pin for UA 25 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA 26 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA 26 PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA 26 PB.3 I/O BBI high byte write enable output package only)	N Decoupling
21 17 PB.0 I/O General purpose input/output digital RXD0: Data receiver input pin for UA 22 PB.1 I/O General purpose input/output digital TXD0 O TXD0: Data transmitter output pin for UA 23 PB.2 I/O General purpose input/output digital RTS0: Request to Send output pin for UA 24 PB.3 I/O General purpose input/output digital RTS0: Request to Send output pin for UA 25 PB.3 I/O General purpose input/output digital CTS0: Clear to Send input pin for UA 26 PB.3 I/O General purpose input/output digital CTS0: Clear to Send input pin for UA 27 PB.3 I/O General purpose input/output digital CTS0: Clear to Send input pin for UA 28 PB.3 I/O EBI high byte write enable output pin for UA 29 PB.3 PB.3 PB.3 PB.3 PB.3 PB.3 PB.3 PB.3	
21 17 RXD0 I RXD0: Data receiver input pin for UA 22 18 PB.1 I/O General purpose input/output digital TXD0 O TXD0: Data transmitter output pin for PB.2 I/O General purpose input/output digital RTS0 RTS0: Request to Send output pin for nWRL O EBI low byte write enable output package only) PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA EBI high byte write enable output package only)	
RXD0 I RXD0: Data receiver input pin for UA 22 18 PB.1 I/O General purpose input/output digital TXD0 O TXD0: Data transmitter output pin for I/O PB.2 I/O General purpose input/output digital RTS0 RTS0: Request to Send output pin for I/O RTS0 EBI low byte write enable output package only) PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA EBI high byte write enable output package only)	oin
TXD0 O TXD0: Data transmitter output pin for PB.2 I/O General purpose input/output digital RTS0 RTS0: Request to Send output pin for nWRL O EBI low byte write enable output package only) PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA EBI high byte write enable output package only)	RT0
TXD0 O TXD0: Data transmitter output pin for PB.2 I/O General purpose input/output digital RTS0 RTS0: Request to Send output pin for RTS0: CTS0:	oin
RTS0 RTS0: Request to Send output pin for DA RTS0: Clear to Send input pi	UART0
nWRL O EBI low byte write enable outpring package only) PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA nWRH O EBI high byte write enable outpring package only)	oin
package only) PB.3 I/O General purpose input/output digital CTS0 CTS0: Clear to Send input pin for UA nWRH O EBI high byte write enable outp package only)	r UART0
24 CTS0 CTS0: Clear to Send input pin for UA nWRH O EBI high byte write enable outp package only)	ıt pin (64pin
nWRH O EBI high byte write enable outp	oin
package only)	RT0
	ut pin (64pin
PD.6 I/O General purpose input/output digital	oin
CANRX0 I CAN Bus0 RX Input	
PD.7 I/O General purpose input/output digital	oin
CANTX0 O CAN Bus0 TX Output	
27 PD.14 I/O General purpose input/output digital	oin
28 PD.15 I/O General purpose input/output digital	oin
29 21 PC.3 I/O General purpose input/output digital	oin



Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		MOSI00	0	MOSI00: SPI0 MOSI (Master Out, Slave In) pin
		I2SDO	0	I2SDO: I ² S data output
		PC.2	I/O	General purpose input/output digital pin
30	22	MISO00	I	MISO00: SPI0 MISO (Master In, Slave Out) pin
		I2SDI	I	I2SDI: I ² S data input
		PC.1	I/O	General purpose input/output digital pin
31	23	SPICLK0	I/O	SPICLK0: SPI0 serial clock pin
		I2SBCLK	I/O	I2SBCLK: I ² S bit clock pin
		PC.0	I/O	General purpose input/output digital pin
32	24	SPISS00	I/O	SPISS00: SPI0 slave select pin
		I2SLRCLK	I/O	I2SLRCLK: I ² S left right channel clock
33		PC.11	I/O	General purpose input/output digital pin
33		MOSI10	0	MOSI10: SPI1 MOSI (Master Out, Slave In) pin
3/1		PC.10	I/O	General purpose input/output digital pin
34		MISO10	I	MISO10: SPI1 MISO (Master In, Slave Out) pin
35		PC.9	I/O	General purpose input/output digital pin
35		SPICLK1	I/O	SPICLK1: SPI1 serial clock pin
		PC.8	I/O	General purpose input/output digital pin
36		SPISS10	I/O	SPISS10: SPI1 slave select pin
		MCLK	0	EBI external clock output pin (64pin package only)
	25	PA.15	I/O	General purpose input/output digital pin
37		PWM3	0	PWM3: PWM output pin
		I2SMCLK	0	I2SMCLK: I ² S master clock output pin
38	26	PA.14	I/O	General purpose input/output digital pin
		PWM2	0	PWM2: PWM output
		AD15	I/O	EBI Address/Data bus bit15 (64pin package only)
39	27	PA.13	I/O	General purpose input/output digital pin
		PWM1	0	PWM1: PWM output
		AD14	I/O	EBI Address/Data bus bit14 (64pin package only)
40	28	PA.12	I/O	General purpose input/output digital pin

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 100 -



Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		PWM0	0	PWM0: PWM output
		AD13	I/O	EBI Address/Data bus bit13 (64pin package only)
41	29	ICE_DAT	I/O	Serial Wired Debugger Data pin
42	30	ICE_CK	I	Serial Wired Debugger Clock pin
43	31	AVSS	AP	Ground Pin for analog circuit
44	32	PA.0	I/O	General purpose input/output digital pin
44	32	ADC0	Al	ADC0: ADC analog input
	33	PA.1	I/O	General purpose input/output digital pin
45	33	ADC1	Al	ADC1: ADC analog input
		AD12	I/O	EBI Address/Data bus bit12 (64pin package only)
	34	PA.2	I/O	General purpose input/output digital pin
46	34	ADC2	Al	ADC2: ADC analog input
		AD11	I/O	EBI Address/Data bus bit11 (64pin package only)
47	35	PA.3	I/O	General purpose input/output digital pin
		ADC3	Al	ADC3: ADC analog input
		AD10	I/O	EBI Address/Data bus bit10 (64pin package only)
48	36	PA.4	I/O	General purpose input/output digital pin
		ADC4	Al	ADC4: ADC analog input
		AD9	I/O	EBI Address/Data bus bit9 (64pin package only)
	37	PA.5	I/O	General purpose input/output digital pin
49	37	ADC5	Al	ADC5: ADC analog input
		AD8	I/O	EBI Address/Data bus bit8 (64pin package only)
50	38	PA.6	I/O	General purpose input/output digital pin
		ADC6	Al	ADC6: ADC analog input
		AD7	I/O	EBI Address/Data bus bit7 (64pin package only)
51	39	PA.7	I/O	General purpose input/output digital pin
		ADC7	Al	ADC7: ADC analog input
		AD6	I/O	EBI Address/Data bus bit6 (64pin package only)
52	40	AVDD	AP	Power supply for internal analog circuit
53	41	PC.7	I/O	General purpose input/output digital pin

Publication Release Date: Oct 22, 2010 Revision V1.06



Pin No.				
LQFP 64	LQFP 48	Pin Name	Pin Type	Description
		CPN0	I	CPN0: Comparator0 Negative input pin
		AD5	I/O	EBI Address/Data bus bit5 (64pin package only)
	42	PC.6	I/O	General purpose input/output digital pin
54		CPP0	I	CPP0: Comparator0 Positive input pin
		AD4	I/O	EBI Address/Data bus bit4 (64pin package only)
		PC.15	I/O	General purpose input/output digital pin
55		CPN1	I	CPN1: Comparator1 Negative input pin
		AD3	I/O	EBI Address/Data bus bit3 (64pin package only)
		PC.14	I/O	General purpose input/output digital pin
56		CPP1	I	CPP1: Comparator1 Positive input pin
		AD2	I/O	EBI Address/Data bus bit2 (64pin package only)
57	43	PB.15	I/O	General purpose input/output digital pin
37	43	/INT1	I	/INT1: External interrupt0 input pin
58	44	XT1_OUT	0	External 4~24 MHz crystal output pin
59	45	XT1_IN	I	External 4~24 MHz crystal input pin
60	46	/RESET	ı	External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up.
61		VSS	Р	Ground
62		VDD	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit
63	47	PVSS	Р	PLL Ground
	48	PB.8	I/O	General purpose input/output digital pin
64		STADC	1	STADC: ADC external trigger input.
		TM0	0	TM0: Timer0 external counter input

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power

Publication Release Date: Dec. 22, 2010 Revision V1.06



4 BLOCK DIAGRAM

4.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density Block Diagram

4.1.1 NuMicro™ NUC100 Medium Density Block Diagram




Figure 4-1 NuMicro™ NUC100 Medium Density Block Diagram

4.1.2 NuMicro™ NUC120 Medium Density Block Diagram




Figure 4-2 NuMicro™ NUC120 Medium Density Block Diagram

- 104 -

4.1.3 NuMicro™ NUC130 Medium Density Block Diagram




Figure 4-3 NuMicro™ NUC130 Medium Density Block Diagram

4.1.4 NuMicro™ NUC140 Medium Density Block Diagram




Figure 4-4 NuMicro™ NUC140 Medium Density Block Diagram

- 106 -



4.2 NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density Block Diagram

4.2.1 NuMicro™ NUC100 Low Density Block Diagram




Figure 4-5 NuMicro™ NUC100 Low Density Block Diagram

4.2.2 NuMicro™ NUC120 Low Density Block Diagram




Figure 4-6 NuMicro™ NUC120 Low Density Block Diagram

- 108 -

4.2.3 NuMicro™ NUC130 Low Density Block Diagram




Figure 4-7 NuMicro™ NUC130 Low Density Block Diagram

4.2.4 NuMicro™ NUC140 Low Density Block Diagram




Figure 4-8 NuMicro™ NUC140 Low Density Block Diagram



5 FUNCTIONAL DESCRIPTION

5.1 ARM[®] Cortex[™]-M0 Core

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processor. The profile supports two modes -Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 5-1 shows the functional controller of processor.




Figure 5-1 Functional Controller Diagram

The implemented device provides:

- A low gate count processor that features:
 - ◆ The ARMv6-M Thumb® instruction set
 - ◆ Thumb-2 technology
 - ◆ ARMv6-M compliant 24-bit SysTick timer
 - A 32-bit hardware multiplier
 - ◆ The system interface supports little-endian data accesses
 - ◆ The ability to have deterministic, fixed-latency, interrupt handling
 - ◆ Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
 - C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
 - ◆ Low power sleep-mode entry using Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or the return from interrupt sleep-on-exit feature

nuvoton

- NVIC that features:
 - ◆ 32 external interrupt inputs, each with four levels of priority
 - Dedicated Non-Maskable Interrupt (NMI) input.
 - ◆ Support for both level-sensitive and pulse-sensitive interrupt lines
 - Wake-up Interrupt Controller (WIC), providing ultra-low power sleep mode support.
- Debug support
 - Four hardware breakpoints.
 - Two watchpoints.
 - Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
 - Single step and vector catch capabilities.
- Bus interfaces:
 - ◆ Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
 - Single 32-bit slave port that supports the DAP (Debug Access Port).

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 112 -



5.2 System Manager

5.2.1 Overview

System management includes these following sections:

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset, multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

5.2.2 System Reset

The system reset can be issued by one of the below listed events. For these reset event flags can be read by RSTRC register.

- The Power-On Reset
- The low level on the /RESET pin
- Watchdog Time Out Reset
- Low Voltage Reset
- Brown-Out Detector Reset
- CPU Reset
- System Reset

System Reset and Power-On Reset all reset the whole chip including all peripherals. The difference between System Reset and Power-On Reset is external crystal circuit and ISPCON.BS bit. System Reset doesn't reset external crystal circuit and ISPCON.BS bit, but Power-On Reset does.

5.2.3 System Power Distribution

In this chip, the power distribution is divided into three segments.

- Analog power from AVDD and AVSS provides the power for analog components operation.
- Digital power from VDD and VSS supplies the power to the internal regulator which provides a fixed 2.5V power for digital operation and I/O pins.
- USB transceiver power from VBUS offers the power for operating the USB transceiver. (For NuMicro™ NUC120/NUC140 Only)

The outputs of internal voltage regulators, LDO and VDD33, require an external capacitor which should be located close to the corresponding pin. Figure 5-2 shows the power distribution of NuMicro™ NUC120/NUC140 and Figure 5-3 shows the power distribution of NuMicro™ NUC100/NUC130




Figure 5-2 NuMicro™ NUC120/NUC140 Power Distribution Diagram




Figure 5-3 NuMicro™ NUC100/ NUC130 Power Distribution Diagram



5.2.4 System Memory Map

NuMicro™ NUC100 Series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in the following table. The detailed register definition, memory space, and programming detailed will be described in the following sections for each on-chip peripherals. NuMicro™ NUC100 Series only supports little-endian data format.

Address Space	Token	Controllers
Flash & SRAM Memory Space		
0x0000_0000 - 0x0001_FFFF	FLASH_BA	FLASH Memory Space (128KB)
0x2000_0000 - 0x2000_3FFF	SRAM_BA	SRAM Memory Space (16KB)
0x6000_0000 – 0x6001_FFFF	EXTMEM_BA	External Memory Space (128KB) (Low Density 64-pin Only)
AHB Controllers Space (0x500	00_0000 - 0x501	IF_FFFF)
0x5000_0000 - 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 - 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 - 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 - 0x5000_7FFF	GPIO_BA	GPIO Control Registers
0x5000_8000 – 0x5000_BFFF	PDMA_BA	Peripheral DMA Control Registers
0x5000_C000 - 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 – 0x5001_03FF	EBI_BA	External Bus Interface Control Registers (Low Density 64-pin Only)
APB1 Controllers Space (0x40	 000_0000 ~ 0x40	
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers
0x4000_8000 – 0x4000_BFFF	RTC_BA	Real Time Clock (RTC) Control Register
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C0_BA	I ² C0 Interface Control Registers
0x4003_0000 - 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 - 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers
0x4005_0000 – 0x4005_3FFF	UART0_BA	UART0 Control Registers



0x4006_0000 - 0x4006_3FFF	USBD_BA	USB 2.0 FS device Controller Registers
0x400D_0000 - 0x400D_3FFF	ACMP_BA	Analog Comparator Control Registers
0x400E_0000 - 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
APB2 Controllers Space (0x40	10_0000 ~ 0x40	01F_FFFF)
0x4010_0000 – 0x4010_3FFF	PS2_BA	PS2 Interface Control Registers
0x4011_0000 - 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4012_0000 - 0x4012_3FFF	I2C1_BA	I ² C1 Interface Control Registers
0x4013_0000 – 0x4013_3FFF	SPI2_BA	SPI2 with master/slave function Control Registers (Medium Density Only)
0x4013_4000 – 0x4013_7FFF	SPI3_BA	SPI3 with master/slave function Control Registers (Medium Density Only)
0x4014_0000 – 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers (Medium Density Only)
0x4015_0000 - 0x4015_3FFF	UART1_BA	UART1 Control Registers
0x4015_4000 – 0x4015_7FFF	UART2_BA	UART2 Control Registers (Medium Density Only)
0x4018_0000 – 0x4018_3FFF	CAN0_BA	CAN0 Bus Control Registers
0x401A_0000 - 0x401A_3FFF	I2S_BA	I ² S Interface Control Registers
System Controllers Space (0x	E000_E000 ~ 0x	(E000_EFFF)
0xE000_E010 - 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 - 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 - 0xE000_ED8F	SCS_BA	System Control Registers
	•	

Table 5-1 Address Space Assignments for On-Chip Controllers

- 117 -



5.2.5 System Manager Control Registers

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
GCR_BA = 0x5	000_0000			
PDID	GCR_BA+0x00	R	Part Device Identification Number Register	0x0014_0018 ^[1]
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX
IPRSTC1	GCR_BA+0x08	R/W	IP Reset Control Register1	0x0000_0000
IPRSTC2	GCR_BA+0x0C	R/W	IP Reset Control Register2	0x0000_0000
CPR	GCR_BA+0x10	R/W	High Performance Mode Register (Low Density Only)	0x0000_0000
BODCR	GCR_BA+0x18	R/W	Brown Out Detector Control Register	0x0000_008X
TEMPCR	GCR_BA+0x1C	R/W	Temperature Sensor Control Register	0x0000_0000
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX
GPA_MFP	GCR_BA+0x30	R/W	GPIOA Multiple Function and Input Type Control Register	0x0000_0000
GPB_MFP	GCR_BA+0x34	R/W	GPIOB Multiple Function and Input Type Control Register	0x0000_0000
GPC_MFP	GCR_BA+0x38	R/W	GPIOC Multiple Function and Input Type Control Register	0x0000_0000
GPD_MFP	GCR_BA+0x3C	R/W	GPIOD Multiple Function and Input Type Control Register	0x0000_0000
GPE_MFP	GCR_BA+0x40	R/W	GPIOE Multiple Function and Input Type Control Register	0x0000_0000
ALT_MFP	GCR_BA+0x50	R/W	Alternative Multiple Function Pin Control Register	0x0000_0000
REGWRPROT	GCR_BA+0x100	R/W	Register Write Protect register	0x0000_0000

Note: [1] Dependents on part number.



Part Device ID Code Register (PDID)

Register	Offset	R/W	Description	Reset Value
PDID	GCR_BA+0x00	R	Part Device Identification Number Register	0x0014_0018 ^[1]

[1] Every part number has a unique default reset value.

31	30	29	28	27	26	25	24		
	Part Number [31:24]								
23	22	21	20	19	18	17	16		
			Part Numl	ber [23:16]					
15	14	13	12	11	10	9	8		
	Part Number [15:8]								
7	6	5	4	3	2	1	0		
	Part Number [7:0]								

Bits	Descriptions	
[31:0]	PDID	Part Device Identification Number This register reflects device part number code. S/W can read this register to identify which device is used.



System Reset Source Register (RSTSRC)

This register provides specific information for software to identify this chip's reset source from last operation.

Register	Offset	R/W	Description	Reset Value
RSTSRC	GCR_BA+0x04	R/W	System Reset Source Register	0x0000_00XX

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
RSTS_CPU	Reserved	RSTS_SYS	RSTS_BOD	RSTS_LVR	RSTS_WDT	RSTS_RESE T	RSTS_POR

Bits	Descriptions	
[31:8]	Reserved	Reserved
		The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRSTC1[1]) 1 to reset Cortex-M0 CPU kernel and Flash memory controller (FMC).
[7]	RSTS_CPU	1 = The Cortex-M0 CPU kernel and FMC are reset by software setting CPU_RST to 1.
		0 = No reset from CPU
		Software can write 1 to clear this bit to zero.
[6]	Reserved	Reserved
		The RSTS_SYS flag is set by the "reset signal" from the Cortex_M0 kernel to indicate the previous reset source.
[5]	RSTS_SYS	1 = The Cortex_M0 had issued the reset signal to reset the system by software writing 1 to bit SYSRESETREQ(AIRCR[2], Application Interrupt and Reset Control Register, address = 0xE000ED0C) in system control registers of Cortex_M0 kernel.
		0 = No reset from Cortex_M0
		Software can write 1 to clear this bit to zero.
		The RSTS_BOD flag is set by the "reset signal" from the Brown-Out-Detector to indicate the previous reset source.
[4]	RSTS_BOD	1 = The BOD had issued the reset signal to reset the system
		0 = No reset from BOD
		Software can write 1 to clear this bit to zero.
		The RSTS_LVR flag is set by the "reset signal" from the Low-Voltage-Reset controller to indicate the previous reset source.
[3]	RSTS_LVR	1 = The LVR controller had issued the reset signal to reset the system.
		0 = No reset from LVR

- 120 -

nuvoton

		Software can write 1 to clear this bit to zero.
		The RSTS_WDT flag is set by the "reset signal" from the watchdog timer to indicate the previous reset source.
[2]	RSTS_WDT	1 = The watchdog timer had issued the reset signal to reset the system.
		0 = No reset from watchdog timer
		Software can write 1 to clear this bit to zero.
	RSTS_RESET	The RSTS_RESET flag is set by the "reset signal" from the /RESET pin to indicate the previous reset source.
[1]		1 = The Pin /RESET had issued the reset signal to reset the system.
		0 = No reset from /RESET pin
		Software can write 1 to clear this bit to zero.
		The RSTS_POR flag is set by the "reset signal" from the Power-On Reset (POR) controller or bit CHIP_RST (IPRSTC1[0]) to indicate the previous reset source.
[0]	RSTS_POR	1 = The Power-On Reset (POR) or CHIP_RST had issued the reset signal to reset the system.
		0 = No reset from POR or CHIP_RST
		Software can write 1 to clear this bit to zero.



Peripheral Reset Control Register1 (IPRSTC1)

Register	Offset	R/W	Description	Reset Value
IPRSTC1	GCR_BA+0x08	R/W	IP Reset Control Register 1	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved				EBI_RST	PDMA_RST	CPU_RST	CHIP_RST		

Bits	Descriptions	
[31:4]	Reserved	Reserved
		EBI Controller Reset (Low Density 64 pin package Only) (write-protection bit in NUC100/NUC120/NUC130/NUC140 Low Density 64-pin package)
		Set this bit to 1 will generate a reset signal to the EBI. User need to set this bit to 0 to release from the reset state.
[3]	EBI_RST	This bit is the protected bit, It means programming this bit needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100
		1 = EBI controller reset
		0 = EBI controller normal operation
		PDMA Controller Reset (write-protection bit in NUC100/NUC120/NUC130/NUC140 Low Density)
		Setting this bit to 1 will generate a reset signal to the PDMA. User need to set this bit to 0 to release from reset state.
[2]	PDMA_RST	This bit is the protected bit, It means programming this bit needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.
		1 = PDMA controller reset
		0 = PDMA controller normal operation
		CPU kernel one shot reset (write-protection bit)
		Setting this bit will only reset the CPU kernel and Flash Memory Controller(FMC), and this bit will automatically return to 0 after the 2 clock cycles
[1]	CPU_RST	This bit is the protected bit, It means programming this bit needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100
		1 = CPU one shot reset
		0 = CPU normal operation
[0]	CHIP_RST	CHIP one shot reset (write-protection bit)

- 122 -



Setting this bit will reset the whole chip, including CPU kernel and all peripherals, and this bit will automatically return to 0 after the 2 clock cycles.
The CHIP_RST is same as the POR reset, all the chip controllers is reset and the chip setting from flash are also reload.
About the difference between CHIP_RST and SYSRESETREQ, please refer to section 5.2.2
This bit is the protected bit. It means programming this bit needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100
1 = CHIP one shot reset
0 = CHIP normal operation



Peripheral Reset Control Register2 (IPRSTC2)

Setting these bits 1 will generate asynchronous reset signals to the corresponding IP controller. Users need to set these bits to 0 to release corresponding IP controller from reset state

Register	Offset	R/W	Description	Reset Value
IPRSTC2	GCR_BA+0x0C	R/W	Peripheral Controller Reset Control Register 2	0x0000_0000

31	30	29	28	27	26	25	24
Reserved		I2S_RST	ADC_RST	USBD_RST	Rese	erved	CAN0_RST
23	22	21	20	19	18	17	16
PS2_RST	ACMP_RST	PWM47_RST	PWM03_RST	Reserved	UART2_RST	UART1_RST	UART0_RST
15	14	13	12	11	10	9	8
SPI3_RST	SPI2_RST	SPI1_RST	SPI0_RST	Rese	erved	I2C1_RST	I2C0_RST
7	6	5	4	3	2	1	0
Rese	erved	TMR3_RST	TMR2_RST	TMR1_RST	TMR0_RST	GPIO_RST	Reserved

Bits	Descriptions	
[31:30]	Reserved	Reserved
		I ² S Controller Reset
[29]	I2S_RST	1 = l ² S controller reset
		$0 = I^2S$ controller normal operation
		ADC Controller Reset
[28]	ADC_RST	1 = ADC controller reset
		0 = ADC controller normal operation
		USB Device Controller Reset
[27]	USBD_RST	1 = USB device controller reset
		0 = USB device controller normal operation
[26:25]	Reserved	Reserved
		CAN0 Controller Reset
[24]	CAN0_RST	1 = CAN0 controller reset
		0 = CAN0 controller normal operation
		PS2 Controller Reset
[23]	PS2_RST	1 = PS2 controller reset
		0 = PS2 controller normal operation
		Analog Comparator Controller Reset
[22]	ACMP_RST	1 = Analog Comparator controller reset
		0 = Analog Comparator controller normal operation
[21]	PWM47_RST	PWM47 controller Reset (Medium Density Only)

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 124 -



	1	A DWAG controllenges of
		1 = PWM47 controller reset
		0 = PWM47 controller normal operation
		PWM03 controller Reset
[20]	PWM03_RST	1 = PWM03 controller reset
		0 = PWM03 controller normal operation
[19]	Reserved	Reserved
		UART2 controller Reset (Medium Density Only)
[18]	UART2_RST	1 = UART2 controller reset
		0 = UART2 controller normal operation
		UART1 controller Reset
[17]	UART1_RST	1 = UART1 controller reset
		0 = UART1 controller normal operation
		UART0 controller Reset
[16]	UART0_RST	1 = UART0 controller reset
		0 = UART0 controller normal operation
		SPI3 controller Reset (Medium Density Only)
[15]	SPI3_ RST	1 = SPI3 controller reset
		0 = SPI3 controller normal operation
		SPI2 controller Reset (Medium Density Only)
[14]	SPI2_RST	1 = SPI2 controller reset
		0 = SPI2 controller normal operation
		SPI1 controller Reset
[13]	SPI1_ RST	1 = SPI1 controller reset
		0 = SPI1 controller normal operation
		SPI0 controller Reset
[12]	SPI0_RST	1 = SPI0 controller reset
		0 = SPI0 controller normal operation
[11:10]	Reserved	Reserved
		I2C1 controller Reset
[9]	I2C1_RST	1 = I ² C1 controller reset
		0 = I ² C1 controller normal operation
		I2C0 controller Reset
[8]	I2C0_RST	1 = I ² C0 controller reset
		0 = I ² C0 controller normal operation
[7:6]	Reserved	Reserved
		Timer3 controller Reset
[5]	TMR3_RST	1 = Timer3 controller reset
		0 = Timer3 controller normal operation
[4]	TMR2_RST	Timer2 controller Reset

- 125 -

nuvoton

		1 = Timer2 controller reset
		0 = Timer2 controller normal operation
		Timer1 controller Reset
[3]	TMR1_RST	1 = Timer1 controller reset
		0 = Timer1 controller normal operation
		Timer0 controller Reset
[2]	TMR0_RST	1 = Timer0 controller reset
		0 = Timer0 controller normal operation
		GPIO controller Reset
[1]	GPIO_RST	1 = GPIO controller reset
		0 = GPIO controller normal operation
[0]	Reserved	Reserved

- 126 -



High Performance Mode Register (CPR)

This register is used to control CHIP performance (Low Density Only)

Register	Offset	R/W	Description	Reset Value
CPR	GCR_BA+0x10	R/W	High Performance Mode Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
Reserved							HPE	

Bits	Descriptions	
[31:1]	Reversed	Reserved
		High Performance Enable (write-protection bit)
		This bit is used to control chip operation performance.
[0]	HPE	When this bit set, internal RAM and GPIO access is working with zero wait state, Flash controller will predict next address more efficiently. The high performance is enabled without limiting by chip operation frequency.
		1 = Chip operation at high performance mode
		0 = Chip operation at normal mode



Brown-Out Detector Control Register (BODCR)

Partial of the BODCR control registers values are initiated by the flash configuration and partial bits are write-protected bit. Programming write-protected bits needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100

Register	Offset	R/W	Description	Reset Value
BODCR	GCR_BA+0x18	R/W	Brown Out Detector Control Register	0x0000_008X

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
LVR_EN	VR_EN BOD_OUT BOD_LPM BOD_INTF BOD_RSTEN BOD_VL						BOD_EN			

Bits	Descriptions	Descriptions					
[31:8]	Reserved	Reserved					
-		Low Voltage Reset Enable (write-protection bit)					
		The LVR function reset the chip when the input power voltage is lower than LVR circuit setting. LVR function is enabled in default.					
[7]	LVR_EN	1 = Enabled Low Voltage Reset function – After enabling the bit, the LVR function will be active with 100uS delay for LVR output stable. (default).					
		0 = Disabled Low Voltage Reset function					
		This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100					
		Brown Out Detector output status					
[6]	BOD_OUT	1 = Brown Out Detector output status is 1. It means the detected voltage is lower than BOD_VL setting. If the BOD_EN is 0, BOD function disabled , this bit always responds 0					
		0 = Brown Out Detector output status is 0. It means the detected voltage is higher than BOD_VL setting or BOD_EN is 0					
		Brown Out Detector Low power Mode (write-protection bit)					
		1 = Enable the BOD low power mode					
[5]	BOD LPM	0 = BOD operate in normal mode (default)					
[0]	BOD_LI III	The BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response.					
		This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register					

- 128 -



		REGWRPROT at addre	ss GCR_BA+0x100.				
		Brown Out Detector In	terrupt Flag				
[4]	BOD INTF	1 = When Brown Out Detector detects the VDD is dropped down through the voltage of BOD_VL setting or the VDD is raised up through the voltage of BOD_VL setting, this bit is set to 1 and the brown out interrupt is requested if brown out interrupt is enabled.					
	_	0 = Brown Out Detector through the voltage of B		roltage draft at VDD down throu	igh or up		
		Software can write 1 to	clear this bit to zero.				
		Brown Out Reset Enak	ole (write-protection bit				
		1 = Enable the Brown O	ut "RESET" function				
			D_RSTEN high), BOD	nabled (BOD_EN high) and BO will assert a signal to reset chall (BOD_OUT high).			
		0 = Enable the Brown O	ut "INTERRUPT" funct	ion			
[3]	BOD_RSTEN	While the BOD function is enabled (BOD_EN high) and BOD interrupt function is enabled (BOD_RSTEN low), BOD will assert an interrupt if BOD_OUT is high. BOD interrupt will keep till to the BOD_EN set to 0. BOD interrupt can be blocked by disabling the NVIC BOD interrupt or disabling BOD function (set BOD_EN low).					
		The default value is set by flash controller user configuration register config0 bit[20].					
		This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.					
		Brown Out Detector Threshold Voltage Selection (write-protection bits)					
		The default value is set by flash controller user configuration register config0 bit[22:21]					
		This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.					
[2:1]	BOD_VL	BOV_VL[1]	BOV_VL[0]	Brown out voltage			
		1	1	4.5V			
		1	0	3.8V			
		0	1	2.7V			
		0	0	2.2V			
		Brown Out Detector E	nable (write-protection	bit)			
		The default value is set by flash controller user configuration register config0 bit[23]					
		1 = Brown Out Detector	function is enabled				
[0]	BOD_EN	0 = Brown Out Detector	function is disabled				
			00_0100 to disable reg	mming this needs to write "59h gister protection. Reference the			

- 129 -



Temperature Sensor Control Register (TEMPCR)

Register	Offset	R/W	Description	Reset Value
TEMPCR	GCR_BA+0x1C	R/W	Temperature Sensor Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
Reserved							VTEMP_EN		

Bits	Descriptions	
[31:1]	Reserved	Reserved
		Temperature sensor Enable
		This bit is used to enable/disable temperature sensor function.
		1 = Enabled temperature sensor function
[0]	VTEMP_EN	0 = Disabled temperature sensor function (default)
		After this bit is set to 1, the value of temperature can get from ADC conversion result by ADC channel selecting channel 7 and alternative multiplexer channel selecting temperature sensor. Detail ADC conversion function please reference ADC function chapter.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 130 -



Power-On-Reset Control Register (PORCR)

Register	Offset	R/W	Description	Reset Value
PORCR	GCR_BA+0x24	R/W	Power-On-Reset Controller Register	0x0000_00XX

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			POR_DIS_0	CODE[15:8]						
7	6	5	4	3	2	1	0			
	POR_DIS_CODE[7:0]									

Bits	Descriptions	Descriptions				
[31:16]	Reserved	Reserved				
		The register is used for the Power-On-Reset enable control (write-protection bits)				
		When power on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. User can disable internal POR circuit to avoid unpredictable noise to cause chip reset by writing 0x5AA5 to this field.				
[15:0]	POR_DIS_CODE	The POR function will be active again when this field is set to another value or chip is reset by other reset source, including:				
		/RESET, Watch dog, LVR reset, BOD reset, ICE reset command and the software-chip reset function				
		This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.				



Multiple Function Pin GPIOA Control Register (GPA_MFP)

Register	Offset	R/W	Description	Reset Value
GPA_MFP	GCR_BA+0x30	R/W	GPIOA Multiple Function and Input Type Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	GPA_TYPE[15:8]								
23	22	21	20	19	18	17	16		
			GPA_T\	/PE[7:0]					
15	14	13	12	11	10	9	8		
			GPA_M	FP[15:8]					
7	6	5	4	3	2	1	0		
GPA_MFP[7:0]									

Bits	Descriptions	iptions						
[31:16]	GPA_TYPEn	1 = Enable GPIOA[15:0] I/O input Schmitt Trigger function 0 = Disable GPIOA[15:0] I/O input Schmitt Trigger function						
		PA.15 Pin Function Selection The pin function depends on GPA_MFP15 and PA15_I2SMCLK (ALT_MFP[9]).						
14.53	ODA MEDAS	PA15_I2SMCLK	_	PA.15 function	·			
[15]	GPA_MFP15	Х	0	GPIO				
		0	1	PWM3 (PWM)				
		1	1	I2SMCLK (I ² S)				
		PA.14 Pin Function Selection The pin function depends on GPA_MFP14 and EBI_HB_EN[7] (ALT_MFP[23]) EBI_EN (ALT_MFP[11]).						
		EBI_HB_EN[7]	EBI_EN	GPA_MFP[14]	PA.14 functi	on		
[14]	GPA_MFP14	Х	х	0	GPIO			
		Х	0	1	PWM2 (PWI	M)		
		0	1	1	PWM2 (PWI	M)		
		1	1	1	AD15 (EBI A	AD bus bit 15)		
		PA.13 Pin Function	on Selection		•			
		The pin function EBI_EN (ALT_MF	depends on GPA _. P[11]).	_MFP13 and EBI	_HB_EN[6] (<i>i</i>	ALT_MFP[22]) and		
[13]	GPA_MFP13	EBI_HB_EN[6]	EBI_EN	GPA_MFP[13]	PA.13 functi	on		
		Х	х	0	GPIO			
		Х	0	1	PWM1 (PWI	M)		

- 132 -



		0	1	1	PWM1 (PWM)			
		1	1	1	AD14 (EBI AD bus bit 14)			
		PA.12 Pin Function	on Selection	1	1			
		The pin function EBI_EN (ALT_MF		_MFP12 and EB	I_HB_EN[5] (ALT_MFP[21]) ar			
		EBI_HB_EN[5]	EBI_EN	GPA_MFP[12]	PA.12 function			
[12]	GPA_MFP12	×	х	0	GPIO			
		х	0	1	PWM0 (PWM)			
		0	1	1	PWM0 (PWM)			
		1	1	1	AD13 (EBI AD bus bit 13)			
		PA.11 Pin Function	on Selection					
		The pin function de	epends on GPA_N	/IFP11 and EBI_E	N (ALT_MFP[11]).			
[4.4]	CDA MEDIA	EBI_EN	GPA_MFP[11]	PA.11 function				
[11]	GPA_MFP11	х	0	GPIO				
		0	1	SCL1 (I ² C)				
		1	1	nRD (EBI)				
		PA.10 Pin Function Selection						
		The pin function depends on GPA_MFP10 and EBI_EN (ALT_MFP[11]).						
[40]	ODA MEDIO	EBI_EN	GPA_MFP[10]	PA.10 function				
[10]	GPA_MFP10	x	0	GPIO				
		0	1	SDA1 (I ² C)				
		1	1	nWR (EBI)				
		PA.9 Pin Function Selection						
[9]	GPA_MFP9	1 = The I ² C0 SCL function is selected to the pin PA.9						
		0 = The GPIOA[9] is selected to the pin PA.9						
		PA.8 Pin Function						
[8]	GPA_MFP8	1 = The I ² C0 SDA		·				
		0 = The GPIOA[8] is selected to the pin PA.8						
		PA.7 Pin Function		MED7 and DA7	S21 (ALT MEDIS) and EDLE			
		The pin function depends on GPA_MFP7 and PA7_S21 (ALT_MFP[2]) and EBI_(ALT_MFP[11]).						
		EBI_EN	PA7_S21	GPA_MFP[7]	PA.7 function			
[7]	GPA_MFP7	×	х	0	GPIO			
		0	0	1	ADC7 (ADC)			
		0	1	1	SPISS21 (SPI2)			
		1	х	1	AD6 (EBI AD bus bit 6)			
[0]	ODA 11500	PA.6 Pin Function	n Selection	<u> </u>	l			
[6]	GPA_MFP6	The pin function de		MFP6 and EBI_FN	(ALT MFPI111).			

- 133 -



	T					
		EBI_EN	GPA_MFP[6]	PA.6 function		
		х	0	GPIO		
		0	1	ADC6 (ADC)		
		1	1	AD7 (EBI AD bus	s bit 7)	
		PA.5 Pin Function	n Selection			
		The pin function EBI_EN (ALT_MFI		A_MFP5 and EBI	_HB_EN[0] (/	ALT_MFP[16]) and
		EBI_HB_EN[0]	EBI_EN	GPA_MFP[5]	PA.5 functio	n
[5]	GPA_MFP5	х	х	0	GPIO	
		Х	0	1	ADC5 (ADC)
		0	1	1	ADC5 (ADC)
		1	1	1	AD8 (EBI AI	D bus bit 8)
		PA.4 Pin Function	n Selection			
		The pin function EBI_EN (ALT_MFI		A_MFP4 and EBI	_HB_EN[1] (/	ALT_MFP[17]) and
		EBI_HB_EN[1]	EBI_EN	GPA_MFP[4]	PA.4 functio	n
[4]	GPA_MFP4	х	х	0	GPIO	
		х	0	1	ADC4 (ADC)
		0	1	1	ADC4 (ADC)
		1	1	1	AD9 (EBI AI	D bus bit 9)
		PA.3 Pin Function	n Selection			
		The pin function EBI_EN (ALT_MFI		A_MFP3 and EBI	_HB_EN[2] (/	ALT_MFP[18]) and
		EBI_HB_EN[2]	EBI_EN	GPA_MFP[3]	PA.3 functio	n
[3]	GPA_MFP3	х	х	0	GPIO	
		х	0	1	ADC3 (ADC)
		0	1	1	ADC3 (ADC)
		1	1	1	AD10 (EBI A	AD bus bit 10)
		PA.2 Pin Function	n Selection	1	1	
		The pin function EBI_EN (ALT_MFI		A_MFP2 and EBI	_HB_EN[3] (/	ALT_MFP[19]) and
		EBI_HB_EN[3]	EBI_EN	GPA_MFP[2]	PA.2 functio	n
[2]	GPA_MFP2	х	Х	0	GPIO	
		Х	0	1	ADC2 (ADC)
		0	1	1	ADC2 (ADC)
		1	1	1	AD11 (EBI A	AD bus bit 11)
[1]	GPA_MFP1	PA.1 Pin Function	n Selection	1	1	
r · 1	J. 7	The pin function	depends on GPA	_MFP1 and EBI	_HB_EN[4] (/	ALT_MFP[20]) and

- 134 -

nuvoton

		EBI_EN (ALT_MFF	EBI_EN (ALT_MFP[11]).						
		EBI_HB_EN[4]	EBI_EN	GPA_MFP[1]	PA.1 function				
		х	х	0	GPIO				
		Х	0	1	ADC1 (ADC)				
		0	1	1	ADC1 (ADC)				
		1	1	1	AD12 (EBI AD bus bit 12)				
		PA.0 Pin Function	Selection		_				
[0]	GPA_MFP0	1 = The ADC0 (Analog-to-Digital converter channel 0) function is selected to the pin PA.0							
		0 = The GPIOA[0] is selected to the pin PA.0							



Multiple Function Pin GPIOB Control Register (GPB_MFP)

Register	Offset	R/W	Description	Reset Value
GPB_MFP	GCR_BA+0x34	R/W	GPIOB Multiple Function and Input Type Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
GPB_TYPE[15:8]									
23	22	21	20	19	18	17	16		
	GPB_TYPE[7:0]								
15	14	13	12	11	10	9	8		
			GPB_M	FP[15:8]					
7	7 6 5 4 3 2 1 0								
	GPB_MFP[7:0]								

Bits	Descriptions							
[31:16]	GPB_TYPEn			chmitt Trigger funct				
		0 = Disable GPIO	0 = Disable GPIOB[15:0] I/O input Schmitt Trigger function					
			PB.15 Pin Function Selection					
[15]	GPB_MFP15		•	ction is selected to	the pin PB.1	5		
		0 = The GPIOB[15	[5] is selected to the	e pin PB.15				
		PB.14 Pin Function	on Selection					
		The pin function de	epends on GPB_N	MFP14 and PB14_	S31 (ALT_MF	FP[3])		
		PB14_S31	GPB_MFP[14]	PB.14 function	PB.14 function			
[14]	GPB_MFP14	х	0	GPIO				
		0	1	/INT0				
		1	1	SPISS31 (SPI3)				
		PB.13 Pin Function Selection						
		The pin function de	epends on GPB_N	MFP13 and EBI_EN	N (ALT_MFP[11]).		
[40]	ODD MED43	EBI_EN	GPB_MFP[13]	PB.13 function	3.13 function			
[13]	GPB_MFP13	х	0	GPIO				
		0	1	CPO1 (CMP)		-		
		1	1	AD1 (EBI AD bus	bit 1)			
		PB.12 Pin Function	on Selection					
[12]	GPB_MFP12	The pin function EBI_EN (ALT_MF		B_MFP12 and PE	312_CLKO (ALT_MFP[10])	and	
		EBI_EN	PB12_CLKO	GPB_MFP[12]	PB.12 functi	ion		

- 136 -



		х	х	0	GPIO
		0	0	1	CPO0 (CMP)
		0	1	1	CLKO (Clock Driver output)
		1	Х	1	AD0 (EBI AD bus bit 0)
		PB.11 Pin Function			
		The pin function de			1_PWM4 (ALT_MFP[4]).
[11]	GPB_MFP11	PB11_PWM4	GPB_MFP[11]	PB.11 function	
[,,]	O. 5	х	0	GPIO	
		0	1	TM3	
		1	1	PWM4 (PWM)	
		PB.10 Pin Function	on Selection	l	
		The pin function de	epends on GPB_N	/IFP10 and PB10	0_S01 (ALT_MFP[0]).
		PB10_S01	GPB_MFP[10]	PB.10 function	
[10]	GPB_MFP10	х	0	GPIO	
		0	1	TM2	
		1	1	SPISS01 (SPIC	0)
		PB.9 Pin Function	n Selection	`	,
				MFP9 and PB9 \$	S11 (ALT_MFP[1]).
		PB9_S11	GPB_MFP[9]	PB.9 function	
[9]	GPB_MFP9	×	0	GPIO	
		0	1	TM1	
		1	1	SPISS11 (SPI1	1)
		PB.8 Pin Function			
[8]	GPB_MFP8	1 = The TMU (Time PB.8	er/Counter externa	al trigger clock in	nput) function is selected to the pir
		0 = The GPIOB[8]	is selected to the	pin PB.8	
		PB.7 Pin Function	n Selection		
		The pin function de	epends on GPB_N	/IFP7 and EBI_E	EN (ALT_MFP[11]).
		EBI_EN	GPB_MFP[7]	PB.7 function	
[7]	GPB_MFP7	х	0	GPIO	
		0	1	CTS1 (UART1))
		1	1	nCS (EBI)	·
		PB.6 Pin Function		()	
				/IFP6 and FRI F	EN (ALT_MFP[11]).
[6]	GPB_MFP6		GPB_MFP[6]	PB.6 function	/ [1.1].
		EBI_EN			
		Х	0	GPIO	

- 137 -



		0	1	RTS1 (UART1)			
		1	1	ALE (EBI)			
		PB. 5 Pin Function	n Selection				
[5]	GPB_MFP5	1 = The UART1 TX	(D function is sele	ected to the pin PB	.5		
		0 = The GPIOB[5] i	s selected to the	pin PB.5			
		PB.4 Pin Function	Selection				
[4]	GPB_MFP4	1 = The UART1 RX	(D function is sele	ected to the pin PB	.4		
		0 = The GPIOB[4] i	s selected to the	pin PB.4			
		PB.3 Pin Function	Selection				
		The pin function of EBI_EN (ALT_MFF		3_MFP3 and EBI_	nWRH_EN (A	LT_MFP[14])) and
		EBI_nWRH_EN	EBI_EN	GPB_MFP[3]	PB.3 function		
[3]	GPB_MFP3	х	х	0	GPIO		
		Х	0	1	CTS0 (UART0)		
		0	1	1	CTS0 (UART0)		
		1	1	1	nWRH (EBI write high byte enable)		
		PB.2 Pin Function	Selection	Ш.	L		
		The pin function of EBI_EN (ALT_MFF		B_MFP2 and EBI_	_nWRL_EN (A	LT_MFP[13])) and
		EBI_nWRL_EN	EBI_EN	GPB_MFP[2]	PB.2 function		
[2]	GPB_MFP2	х	Х	0	GPIO		
		Х	0	1	RTS0 (UART	0)	
		0	1	1	RTS0 (UART	0)	
		1	1	1	nWRL (EBI enable)	write low	byte
					,		
		PB.1 Pin Function	Selection				
[1]	GPB_MFP1	PB.1 Pin Function 1 = The UART0 TX		ected to the pin PB	,		
[1]	GPB_MFP1		(D function is sele	•	,		
[1]	GPB_MFP1	1 = The UART0 TX	D function is selected to the	•	,		
[1]	GPB_MFP1 GPB_MFP0	1 = The UART0 TX 0 = The GPIOB[1]	D function is selected to the Selection	pin PB.1	.1		

- 138 -



Multiple Function Pin GPIOC Control Register (GPC_MFP)

Register	Offset	R/W	Description	Reset Value
GPC_MFP	GCR_BA+0x38	R/W	GPIOC Multiple Function and Input Type Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
GPC_TYPE[15:8]									
23	22	21	20	19	18	17	16		
	GPC_TYPE[7:0]								
15	14	13	12	11	10	9	8		
			GPC_M	FP[15:8]					
7	7 6 5 4 3 2 1 0								
	GPC_MFP[7:0]								

Bits	Descriptions						
[31:16]	GPC_TYPEn	1 = Enable GPIOC[n] I/O input Schmitt Trigger function 0 = Disable GPIOC[n] I/O input Schmitt Trigger function					
		PC.15 Pin Function The pin function de		//IFP15 and EBI_EN (ALT_MFP[11]).		
[4.5]	ODG MED45	EBI_EN	GPC_MFP[15]	PC.15 function			
[15]	GPC_MFP15	х	0	GPIO			
		0	1	CPN1 (CMP)			
		1	1	AD3 (EBI AD bus bit 3)			
		PC.14 Pin Function	on Selection				
		The pin function depends on GPC_MFP14 and EBI_EN (ALT_MFP[11]).					
[4.4]	CDC MED44	EBI_EN	GPC_MFP[14]	PC.14 function			
[14]	GPC_MFP14	х	0	GPIO			
		0	1	CPP1 (CMP)			
		1	1	AD2 (EBI AD bus bit 2)			
		PC.13 Pin Function	on Selection				
[13]	GPC_MFP13	1 = The SPI1 MOS PC.13	SI1 (master output	, slave input pin-1) function is se	elected to the pin		
		0 = The GPIOC[13	B] is selected to the	e pin PC.13			
		PC.12 Pin Function	on Selection				
[12]	GPC_MFP12	1 = The SPI1 MISO PC.12	1 = The SPI1 MISO1 (master input, slave output pin-1) function is selected to the pin PC.12				
		0 = The GPIOC[12	0 = The GPIOC[12] is selected to the pin PC.12				
[11]	GPC_MFP11	PC.11 Pin Function	on Selection				



		1 - The SDI1 MOS	(master output	slave input sin 0	function is as	locted to the nin	
		1 = The SPI1 MOS PC.11	(master output	, slave input pin-u	Tunction is se	elected to the pin	
		0 = The GPIOC[11] is selected to the	e pin PC.11			
		PC.10 Pin Function	on Selection				
[10]	GPC_MFP10	1 = The SPI1 MIS 0 PC.10	00 (master input, s	slave output pin-0)	function is se	elected to the pin	
		0 = The GPIOC[10] is selected to the	e pin PC.10			
		PC.9 Pin Function	n Selection				
[9]	GPC_MFP9	1 = The SPI1 SPIC			C.9		
		0 = The GPIOC[9]	is selected to the	pin PC.9			
		PC.8 Pin Function					
		The pin function EBI_EN (ALT_MFI		C_MFP8 and EBI_	_MCLK_EN (/	ALT_MFP[12]) and	
		EBI_MCLK_EN	EBI_EN	GPC_MFP[8]	PC.8 functio	n	
[8]	GPC_MFP8	х	х	0	GPIO		
		х	0	1	SPISS10 (S	PI1)	
		0	1	1	SPISS10 (S	PI1)	
		1	1	1	MCLK (EBI	Clock output)	
		PC.7 Pin Function	n Selection	•		<u>"</u>	
		The pin function de	epends on GPC_N	/IFP7 and EBI_EN	(ALT_MFP[1	1]).	
r=1	000 MED7	EBI_EN	GPC_MFP[7]	PC.7 function			
[7]	GPC_MFP7	х	0	GPIO			
		0	1	CPN0 (CMP)			
		1	1	AD5 (EBI AD bus	s bit 5)		
		PC.6 Pin Function	n Selection	•			
		The pin function de	epends on GPC_N	/IFP6 and EBI_EN	(ALT_MFP[1	1]).	
101	one Mene	EBI_EN	GPC_MFP[6]	PC.6 function			
[6]	GPC_MFP6	х	0	GPIO			
		0	1	CPP0 (CMP)			
		1	1	AD4 (EBI AD bus	s bit 4)		
		PC.5 Pin Function	n Selection			1	
[5]	GPC_MFP5	1 = The SPI0 MOS PC.5	611 (master output	, slave input pin-1)	function is se	elected to the pin	
		0 = The GPIOC[5]	is selected to the	pin PC.5			
		PC.4 Pin Function	n Selection				
[4]	GPC_MFP4	1 = The SPI0 MISO PC.4	O1 (master input, s	slave output pin-1)	function is se	elected to the pin	
		0 = The GPIOC[4]	is selected to the	pin PC.4			
[3]	GPC_MFP3	PC.3 Pin Function	n Selection				
اما	GI O_IVIPES	Bits PC2_I2SDO (A	ALT_MFP[8]) and	GPC_MFP[3] det	ermine the PC	3.3 function.	

- 140 -



		PC2_I2SDO	GPC_MFP[3]	PC.3 function			
		х	0	GPIO			
		0	1	MOSI00 (SPI0)			
		1	1	I2SDO (I ² S)			
		PC.2 Pin Function	n Selection				
		Bits PC2_I2SDI (A	LT_MFP[7]) and (GPC_MFP[2] determine the PC.:	2 function.		
ro1		PC2_I2SDI	GPC_MFP[2]	PC.2 function			
[2]	GPC_MFP2	х	0	GPIO			
		0	1	MISO00 (SPI0)			
		1	1	I2SDI (I ² S)			
		PC.1 Pin Function	n Selection				
		Bits PC1_I2SBCLI	K (ALT_MFP[6]) a	nd GPC_MFP[1] determine the I	PC.1 function.		
		PC1_I2SBCLK	GPC_MFP[1]	PC.1 function			
[1]	GPC_MFP1	х	0	GPIO			
		0	1	SPICLKO (SPI0)			
		1	1	I2SBCLK (I ² S)			
		PC.0 Pin Function	n Selection	•			
		Bits PC0_I2SLRCI	LK (ALT_MFP[5])	and GPC_MFP[0] determine the	PC.0 function.		
101	one Mene	PC0_I2SLRCLK	GPC_MFP[0]	PC.0 function			
[0]	GPC_MFP0	х	0	GPIO			
		0	1	SPISS00 (SPI0)			
		1	1	I2SLRCLK (I ² S)			



Multiple Function Pin GPIOD Control Register (GPD_MFP)

Register	Offset	R/W	Description	Reset Value
GPD_MFP	GCR_BA+0x3C	R/W	GPIOD Multiple Function and Input Type Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
GPD_TYPE[15:8]								
23	22	21	20	19	18	17	16	
GPD_TYPE[7:0]								
15	14	13	12	11	10	9	8	
GPD_MFP[15:8]								
7	6	5	4	3	2	1	0	
GPD_MFP[7:0]								

Bits	Descriptions			
FO.4.403	ODD TYPE:	1 = Enable GPIOD[15:0] I/O input Schmitt Trigger function		
[31:16]	GPD_TYPEn	0 = Disable GPIOD[15:0] I/O input Schmitt Trigger function		
		PD.15 Pin Function Selection (Medium Density Only)		
[15]	GPD_MFP15	1 = The UART2 TXD function is selected to the pin PD.15		
		0 = The GPIOD[15] selected to the pin PD.15		
		PD.14 Pin Function Selection (Medium Density Only)		
[14]	GPD_MFP14	1 = The UART2 RXD function is selected to the pin PD.14		
		0 = The GPIOD[14] selected to the pin PD.14		
[13]		PD.13 Pin Function Selection (Medium Density Only)		
	GPD_MFP13	1 = The SPI3 MOSI1 (master output, slave input pin-1) function is selected to the pin PD.13		
		0 = The GPIOD[13] is selected to the pin PD.13		
		PD.12 Pin Function Selection (Medium Density Only)		
[12]	GPD_MFP12	1 = The SPI3 MISO1 (master input, slave output pin-1) function is selected to the pin PD.12		
		0 = The GPIOD[12] is selected to the pin PD.12		
[11]		PD.11 Pin Function Selection (Medium Density Only)		
	GPD_MFP11	1 = The SPI3 MOSI0 (master output, slave input pin-0) function is selected to the pin PD.11		
		0 = The GPIOD[11] is selected to the pin PD.11		
		PD.10 Pin Function Selection (Medium Density Only)		
[10]	GPD_MFP10	1 = The SPI3 MISO0 (master input, slave output pin-0) function is selected to the pin PD.10		

- 142 -



	1	0 - The CDIODIAN is collected to the ris DD 40
		0 = The GPIOD[10] is selected to the pin PD.10
[8]		PD.9 Pin Function Selection (Medium Density Only)
	GPD_MFP9	1 = The SPI3 SPICLK function is selected to the pin PD.9
		0 = The GPIOD[9] is selected to the pin PD.9
		PD.8 Pin Function Selection (Medium Density Only)
	GPD_MFP8	1 = The SPI3 SS30 function is selected to the pin PD8
		0 = The GPIOD[8] is selected to the pin PD8
		PD.7 Pin Function Selection (Medium Density Only)
[7]	GPD_MFP7	1 = The CAN0 TX function is selected to the pin PD.7
		0 = The GPIOD[7] is selected to the pin PD.7
		PD.6 Pin Function Selection (Medium Density Only)
[6]	GPD_MFP6	1 = The CAN0 RX function is selected to the pin PD.6
		0 = The GPIOD[6] is selected to the pin PD.6
		PD.5 Pin Function Selection (Medium Density Only)
	000 11505	1 = The SPI2 MOSI1 (master output, slave input pin-1) function is selected to the pin
[5]	GPD_MFP5	PD.5
		0 = The GPIOD[5] is selected to the pin PD.5
		PD.4 Pin Function Selection (Medium Density Only)
[4]	GPD_MFP4	1 = The SPI2 MISO1 (master input, slave output pin-1) function is selected to the pin PD.4
		0 = The GPIOD[4]is selected to the pin PD.4
		PD.3 Pin Function Selection
		For NUC100/NUC120/NUC130/NUC140 Medium Density
[3]	GPD_MFP3	1 = The SPI2 MOSI0 (master output, slave input pin-0) function is selected to the pin PD.3
		0 = The GPIOD[3] is selected to the pin PD.3
		For NUC100/NUC120/NUC130/NUC140 Low Density
		Reserved
		PD.2 Pin Function Selection
		For NUC100/NUC120/NUC130/NUC140 Medium Density
[2]	GPD_MFP2	1 = The SPI2 MISO0 (master input, slave output pin-0) function is selected to the pin PD.2
[-]	G. 5 2	0 = The GPIOD[2] is selected to the pin PD.2
		For NUC100/NUC120/NUC130/NUC140 Low Density
		Reserved
		PD.1 Pin Function Selection
		For NUC100/NUC120/NUC130/NUC140 Medium Density
		1 = The SPI2 SPICLK function is selected to the pin PD.1
[1]	GPD_MFP1	0 = The GPIOD[1] is selected to the pin PD.1
		For NUC100/NUC120/NUC130/NUC140 Low Density
		Reserved
[0]	GPD_MFP0	PD.0 Pin Function Selection (Medium Density Only)
r_1	01 B_III 1 0	. 2.3 r and an estation (modition bondity only)



1 = The SPI2 SS20 function is selected to the pin PD.0	
0 = The GPIOD[0] is selected to the pin PD.0	

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 144 -



Multiple Function Pin GPIOE Control Register (GPE_MFP)

Register	Offset	R/W	Description	Reset Value
GPE_MFP	GCR_BA+0x40	R/W	GPIOE Multiple Function and Input Type Control Register	0x0000_0000

In this register, Low Density only has GPE_TYPE5 register bit

31	30	29	28	27	26	25	24					
	GPE_TYPE[15:8]											
23	22	21	20	19	18	17	16					
	GPE_TYPE[7:0]											
15	14	13	12	11	10	9	8					
			Rese	erved								
7	6	5 4 3 2 1 0										
Rese	Reserved GPE_MFP5 Reserved GPE_MFP1 GPE_											

Bits	Descriptions						
		1 = Enable GPIOE[15:0] I/O input Schmitt Trigger function					
[31:16]	GPE_TYPEn	0 = Disable GPIOE[15:0] I/O input Schmitt Trigger function					
		Note: In this field, Low Density only has GPE_TYPE5 bit					
[15:6]	Reserved	Reserved					
		PE.5 Pin Function Selection (Medium Density Only)					
[5]	GPE_MFP5	1 = The PWM5 function is selected to the pin PE.5					
		0 = The GPIOE[5] is selected to the pin PE.5					
[4:2]	Reserved	Reserved					
		PE.1 Pin Function Selection (Medium Density Only)					
[1]	GPE_MFP1	1 = The PWM7 function is selected to the pin PE.1					
		0 = The GPIOE[1] is selected to the pin PE.1					
		PE.0 Pin Function Selection (Medium Density Only)					
[0]	GPE_MFP0	1 = The PWM6 function is selected to the pin PE.0					
		0 = The GPIOE[0] is selected to the pin PE.0					

- 145 -



Alternative Multiple Function Pin Control Register (ALT_MFP)

Register	Offset	R/W	Description	Reset Value
ALT_MFP	GCR_BA+0x50	R/W	Alternative Multiple Function Pin Control Register	0x0000_0000

31	30	29	28	27	26	25	24					
	Reserved											
23	22	21	20	19	18	17	16					
	EBI_HB_EN											
15	14	13	12	11	10	9	8					
Reserved	EBI_nWRH_E N	EBI_nWRL_E N	EBI_MCLK_E N	EBI_EN	PB12_CLKO	PA15_I2SMC LK	PC3_I2SDO					
7	6	5	4	3	2	1	0					
PC2_I2SDI	PC1_I2SBCL K	PC0_I2SLRC LK	PB11_PWM4	PB14_S31	PA7_S21	PB9_S11	PB10_S01					

Bits	Descriptions								
[31:24]	Reserved	Reserved							
		EBI_HB_EN is use to switch GPIO function to EBI address/data bus high to (AD[15:8]), EBI_HB_EN, EBI_EN and corresponding GPx_MFP[y] determine the Function.							
		Bits EBI_HB_EN[7], EBI_EN and GP	A_MFP[14] deterr	nine the PA.14 function.				
[22]	EDI UD ENITZI	EBI_HB_EN[7]	EBI_EN	GPA_MFP[14]	PA.14 function				
[23]	EBI_HB_EN[7]	х	Х	0	GPIO				
		Х	0	1	PWM2 (PWM)				
		0	1	1	PWM2 (PWM)				
		1	1	1	AD15 (EBI AD bus bit 15)				
		Bits EBI_HB_EN[6], EBI_EN and GPA_MFP[13] determine the PA.13 function.							
	EDI UD ENIO	EBI_HB_EN[6]	EBI_EN	GPA_MFP[13]	PA.13 function				
[22]		Х	Х	0	GPIO				
[22]	EBI_HB_EN[6]	Х	0	1	PWM1 (PWM)				
		0	1	1	PWM1 (PWM)				
		1	1	1	AD14 (EBI AD bus bit 14)				
		Bits EBI_HB_EN[5], EBI_EN and GP	A_MFP[12] deterr	nine the PA.12 function.				
		EBI_HB_EN[5]	EBI_EN	GPA_MFP[12]	PA.12 function				
[21]	EBI_HB_EN[5]	х	х	0	GPIO				
		х	0	1	PWM0 (PWM)				
		0	1	1	PWM0 (PWM)				

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 146 -



		1	1	1	AD13 (EBI AD bus bit 13)		
		Bits EBI HB EN[4	l. I. EBI EN and GP	<u> </u> 'A MFP[1] determ	ine the PA.1 function.		
		EBI_HB_EN[4]	EBI_EN	GPA_MFP[1]	PA.1 function		
		X	x	0	GPIO		
[20]	EBI_HB_EN[4]	x	0	1	ADC1 (ADC)		
		0	1	1	ADC1 (ADC)		
		1	1	1	AD12 (EBI AD bus bit 12)		
					ine the PA.2 function.		
					PA.2 function		
		EBI_HB_EN[3]	EBI_EN	GPA_MFP[2]			
[19]	EBI_HB_EN[3]	X	Х	0	GPIO		
		X	0	1	ADC2 (ADC)		
		0	1	1	ADC2 (ADC)		
		1	1	1	AD11 (EBI AD bus bit 11)		
		Bits EBI_HB_EN[2], EBI_EN and GP	A_MFP[3] determ	ine the PA.3 function.		
		EBI_HB_EN[2]	EBI_EN	GPA_MFP[3]	PA.3 function		
[18]	EBI_HB_EN[2]	х	Х	0	GPIO		
		х	0	1	ADC3 (ADC)		
		0	1	1	ADC3 (ADC)		
		1	1	1	AD10 (EBI AD bus bit 10)		
		Bits EBI_HB_EN[1], EBI_EN and GPA_MFP[4] determine the PA.4 function.					
		EBI_HB_EN[1]	EBI_EN	GPA_MFP[4]	PA.4 function		
[4.7]	EDI LID ENIM	х	х	0	GPIO		
[17]	EBI_HB_EN[1]	х	0	1	ADC4 (ADC)		
		0	1	1	ADC4 (ADC)		
		1	1	1	AD9 (EBI AD bus bit 9)		
		Bits EBI_HB_EN[0], EBI_EN and GP	'A_MFP[5] determ	ine the PA.5 function.		
		EBI_HB_EN[0]	EBI_EN	GPA_MFP[5]	PA.5 function		
		Х	Х	0	GPIO		
[16]	EBI_HB_EN[0]	Х	0	1	ADC5 (ADC)		
		0	1	1	ADC5 (ADC)		
		1	1	1	AD8 (EBI AD bus bit 8)		
[15]	Reserved	Reserved					
			N, EBI EN and G	PB MFP[3] deterr	nine the PB.3 function.		
[14]	EBI_nWRH_EN	EBI_nWRH_EN	EBI_EN	GPB_MFP[3]	PB.3 function		
		x	x	0	GPIO		
		^	^				

- 147 -



		V	0	1	CTS0 (LIAD)	Γ0)
		X			CTS0 (UART	
		0	1	1	CTS0 (UAR	
		1	1	1	nWRH (EBI enable)	write high byte
		Bits EBI_nWRL_E	N, EBI_EN and G	PB_MFP[2] detern	nine the PB.2	function.
		EBI_nWRL_EN	EBI_EN	GPB_MFP[2]	PB.2 function	n
		х	х	0	GPIO	
[13]	EBI_nWRL_EN	х	0	1	RTS0 (UAR	Γ0)
		0	1	1	RTS0 (UAR	Γ0)
		1	1	1	nWRL (EBI enable)	write low byte
		Bits EBI_MCLK_E	N, EBI_EN and G	PC_MFP[8] detern	nine the PC.8	function.
		EBI_MCLK_EN	EBI_EN	GPC_MFP[8]	PC.8 function	n
[40]	EDI MOLIZ EN	х	х	0	GPIO	
[12]	EBI_MCLK_EN	х	0	1	SPISS10 (SI	PI1)
		0	1	1	SPISS10 (SI	PI1)
		1	1	1	MCLK (EBI	Clock output)
		MCLK), it nee	switch GPIO functed additional region to EBI function(sters EBI_EN[7:0]	on (AD[15:0], <i>i</i>] and EBI_Mo	ALE, RE, WE, CS, CLK_EN for some
		EBI_EN	EBI_EN GPA_MFP[6] PA.6 function			
		х	0	GPIO		
		0	1	ADC5 (ADC)		
		1	1	AD7 (EBI AD bus	s bit 7)	
				•		
		EBI_EN	GPA_MFP[7]	PA.7 function		
		х	0	GPIO		
[11]	EBI_EN	0	1	ADC7 (ADC)		
		1	1	AD6 (EBI AD bus	s bit 6)	
				•		
		EBI_EN	GPC_MFP[7]	PC.7 function		
		х	0	GPIO		
		0	1	CPN0 (CMP)		
		1	1	AD5 (EBI AD bus	s bit 5)	
		EBI_EN	GPC_MFP[6]	PC.6 function		
		х	0	GPIO		

- 148 -



1			•		
	0	1	CPP0 (CMP)		
	1	1	AD4 (EBI AD bus	bit 4)	
	EBI_EN	GPC_MFP[15]	PC.15 function		
	х	0	GPIO		
	0	1	CPN1 (CMP)		
	1	1	AD3 (EBI AD bus	bit 3)	
	EBI_EN	GPC_MFP[14]	PC.14 function		
	Х	0	GPIO		
	0	1	CPP1 (CMP)		
	1	1	AD2 (EBI AD bus	bit 2)	
	EBI_EN	GPB_MFP[13]	PB.13 function		
	х	0	GPIO		
	0	1	CPO1 (CMP)		
	1	1	AD1 (EBI AD bus	bit 1)	
			•		
	EBI_EN	PB12_CLKO	GPB_MFP[12]	PB.12 function	on
	Х	х	0	GPIO	
	0	0	1	CPO0 (CMP)
	0	1	1	CLKO (Cloc	k Driver output)
	1	1	1	AD0 (EBI AD) bus bit 0)
			•	•	
	EBI_EN	GPA_MFP[11]	PA.11 function		
	х	0	GPIO		
	0	1	SCL1 (I ² C)		
	1	1	nRD (EBI)		
			•		
	EBI_EN	GPA_MFP[10]	PA.10 function		
	х	0	GPIO		
	0	1	SDA1 (I ² C)		
	1	1	nWR (EBI)		
			<u>I</u>		
	EBI_EN	GPB_MFP[6]	PB.6 function		



		х	0	GPIO		
		0	1	RTS1 (UART1)		
		1	1	ALE (EBI)		
						_
		EBI_EN	GPB_MFP[7]	PB.7 function		
		х	0	GPIO		
		0	1	CTS1 (UART1)		
		1	1	nCS (EBI)		
		Bits PB12_CLKO, function.	GPB_MFP[12] a	nd EBI_EN (ALT_	_MFP[11]) de	termine the PB.12
		EBI_EN	PB12_CLKO	GPB_MFP[12]	PB.12 functi	on
[10]	PB12_CLKO	х	х	0	GPIO	
		х	0	1	CPO0 (CMF	')
		0	1	1	CLKO (Cloc	k Driver output)
		1	1	1	ADO (EBI AI	D bus bit 0)
		Bits PA15_I2SMCI	LK and GPA_MFP	[15] determine the	PA.15 function	on.
		PA15_I2SMCLK	GPA_MFP[15]	PA.15 function		
[9]	PA15_I2SMCLK	х	0	GPIO		
		0	1	PWM3 (PWM)		
		1	1	I2SMCLK (I ² S)		
		Bits PC2_I2SDO a	and GPC_MFP[3]	determine the PC.	3 function.	
		PC2_I2SDO	GPC_MFP[3]	PC.3 function		
[8]	PC3_I2SDO	х	0	GPIO		
		0	1	MOSI00 (SPI0)		
		1	1	I2SDO (I ² S)		
		Bits PC2_I2SDI ar	nd GPC_MFP[2] de	etermine the PC.2	function.	
		PC2_I2SDI	GPC_MFP[2]	PC.2 function		
[7]	PC2_I2SDI	х	0	GPIO		
		0	1	MISO00 (SPI0)		
		1	1	12SDI (I ² S)		
		Bits PC1_I2SBCLF	K and GPC_MFP[1] determine the P	C.1 function.	
		PC1_I2SBCLK	GPC_MFP[1]	PC.1 function		
[6]	PC1_I2SBCLK	х	0	GPIO		
		0	1	SPICLKO (SPI0)		
		1	1	I2SBCLK (I ² S)		
[5]	PC0_I2SLRCLK	Bits PC0_I2SLRCI	_K and GPC_MFF	[0] determine the	PC.0 function	-

- 150 -



		PC0_I2SLRCLK	GPC_MFP[0]	PC.0 function		
		x	0	GPIO		
		0	1	SPISS00 (SPI0)		
		1	1	I2SLRCLK (I ² S)		
		Bits PB11_PWM4	and GPB_MFP[1	1] determine the P	B.11 function.	
		PB11_PWM4	GPB_MFP[11]	PB.11 function		
[4]	PB11_PWM4	х	0	GPIO		
		0	1	ТМЗ		
		1	1	PWM4 (PWM)		
		Bits PB14_S31 an	d GPB_MFP[14] o	determine the PB.1	4 function.	
		PB14_S31	GPB_MFP[14]	PB.14 function		
[3]	PB14_S31	х	0	GPIO		
		0	1	/INTO		
		1	1	SPISS31 (SPI3)		
		Bits PA7_S21, GP	A_MFP[7] and EB	BI_EN (ALT_MFP[[1]).determine	the PA.7 function.
		EBI_EN	PA7_S21	GPA_MFP[7]	PA.7 functio	n
[2]	PA7_S21	х	х	0	GPIO	
[2]	FA7_321	0	0	1	ADC7 (ADC)
		0	1	1	SPISS21 (S	PI2)
		1	х	1	AD6 (EBI AI	D bus bit 6)
		Bits PB9_S11 and	GPB_MFP[9] det	ermine the PB.9 fu	ınction.	
		PB9_S11	GPB_MFP[9]	PB.9 function		
[1]	PB9_S11	Х	0	GPIO		
		0	1	TM1		
		1	1	SPISS11 (SPI1)		
		Bits PB10_S01 an	d GPB_MFP[10] o	determine the PB.1	0 function.	
		PB10_S01	GPB_MFP[10]	PB.10 function		
[0]	PB10_S01	х	0	GPIO		
		0	1	TM2		
		1	1	SPISS01 (SPI0)		



Register Write-Protection Control Register (REGWRPROT)

Some of the system control registers need to be protected to avoid inadvertent write and disturb the chip operation. These system control registers are protected after the power on reset till user to disable register protection. For user to program these protected registers, a register protection disable sequence needs to be followed by a special programming. The register protection disable sequence is writing the data "59h", "16h" "88h" to the register REGWRPROT address at 0x5000_0100 continuously. Any different data value, different sequence or any other write to other address during these three data writing will abort the whole sequence.

After the protection is disabled, user can check the protection disable bit at address 0x5000_0100 bit0, 1 is protection disable, and 0 is protection enable. Then user can update the target protected register value and then write any data to the address "0x5000_0100" to enable register protection.

This register is write for disable/enable register protection and read for the REGPROTDIS status

Register	Offset	R/W	Description	Reset Value
REGWRPROT	GCR_BA+0x100	R/W	Register Write-Protection Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
REGWRPROT[7:1]							REGWRPROT [0] REGPROTDIS		

Bits	Descriptions	
[31:16]	Reserved	Reserved
[7:0]	REGWRPROT	Register Write-Protection Code (Write Only) Some write-protection registers have to be disabled the protected function by writing the sequence value "59h", "16h", "88h" to this field. After this sequence is completed, the REGPROTDIS bit will be set to 1 and write-protection registers can be normal write.
[0]	REGPROTDIS	Register Write-Protection Disable index (Read only) 1 = Write-protection is disabled for writing protected registers 0 = Write-protection is enabled for writing protected registers. Any write to the protected register is ignored. The Protected registers are: IPRSTC1: address 0x5000_0008 BODCR: address 0x5000_0018

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 152 -

nuvoton

PORCR: address 0x5000_0024
PWRCON : address 0x5000_0200 (bit[6] is not protected for power wake-up interrupt clear)
APBCLK bit[0]: address 0x5000_0208 (bit[0] is watch dog clock enable)
CLKSEL0: address 0x5000_0210 (for HCLK and CPU STCLK clock source select)
CLKSEL1 bit[1:0]: address 0x5000_0214 (for watch dog clock source select)
ISPCON: address 0x5000_C000 (Flash ISP Control register)
WTCR: address 0x4000_4000
FATCON: address 0x5000_C018



5.2.6 System Timer (SysTick)

The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock edge, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".

- 154 -



5.2.6.1 System Timer Control Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SCS_BA = 0xl	E000_E000			
SYST_CSR	SCS_BA+0x10	R/W	SysTick Control and Status Register	0x0000_0000
SYST_RVR	SCS_BA+0x14	R/W	SysTick Reload value Register	0xXXXX_XXXX
SYST_CVR	SCS_BA+0x18	R/W	SysTick Current value Register	0xXXXX_XXXX



5.2.6.2 System Timer Control Register Description

SysTick Control and Status (SYST_CSR)

Register	Offset	R/W	Description	Reset Value
SYST_CSR	SCS_BA+0x10	R/W	SysTick Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Reserved				COUNTFLAG			
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
	Reserved				CLKSRC	TICKINT	ENABLE			

Bits	Descriptions					
[31:17]	Reserved	Reserved				
[16]	COUNTFLAG	Returns 1 if timer counted to 0 since last time this register was read. COUNTFLAG is set by a count transition from 1 to 0. COUNTFLAG is cleared on read or by a write to the Current Value register.				
[15:3]	Reserved	Reserved				
[2]	CLKSRC	1 = Core clock used for SysTick. 0 = Clock source is (optional) external reference clock				
[1]	TICKINT	 1 = Counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended. 0 = Counting down to 0 does not cause the SysTick exception to be pended. Software can use COUNTFLAG to determine if a count to zero has occurred. 				
[0]	ENABLE	1 = The counter will operate in a multi-shot manner 0 = The counter is disabled				

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 156 -

nuvoton

SysTick Reload Value Register (SYST RVR)

Register	Offset	R/W	Description	Reset Value
SYST_RVR	SCS_BA+0x14	R/W	SysTick Reload Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	RELOAD[23:16]									
15	14	13	12	11	10	9	8			
	RELOAD[15:8]									
7	6	5	4	3	2	1	0			
	RELOAD[7:0]									

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	RELOAD	Value to load into the Current Value register when the counter reaches 0.

nuvoton

SysTick Current Value Register (SYST CVR)

Register	Offset	R/W	Description	Reset Value
SYST_CVR	SCS_BA+0x18	R/W	SysTick Current Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	CURRENT [23:16]									
15	14	13	12	11	10	9	8			
	CURRENT [15:8]									
7	6	5	4	3	2	1	0			
	CURRENT[7:0]									

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:0]	CUPPENT	Current counter value. This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0. Unsupported bits RAZ (see SysTick Reload Value register).

- 158 -



5.2.7 Nested Vectored Interrupt Controller (NVIC)

Cortex-M0 provides an interrupt controller as an integral part of the exception mode, named as "Nested Vectored Interrupt Controller (NVIC)". It is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority changing
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler Mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When any interrupts is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".

- 159 -



5.2.7.1 Exception Model and System Interrupt Map

Table 5-2 lists the exception model supported by NuMicro™ NUC100 Series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that priority "0" is treated as the fourth priority on the system, after three system exceptions "Reset", "NMI" and "Hard Fault".

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4 ~ 10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 5-2 Exception Model

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description
0 ~ 15	-	-	-	System exceptions
16	0	BOD_OUT	Brown-Out	Brown-Out low voltage detected interrupt
17	1	WDT_INT	WDT	Watch Dog Timer interrupt
18	2	EINT0	GPIO	External signal interrupt from PB.14 pin
19	3	EINT1	GPIO	External signal interrupt from PB.15 pin
20	4	GPAB_INT	GPIO	External signal interrupt from PA[15:0]/PB[13:0]
21	5	GPCDE_INT	GPIO	External interrupt from PC[15:0]/PD[15:0]/PE[15:0]
22	6	PWMA_INT	PWM0~3	PWM0, PWM1, PWM2 and PWM3 interrupt
23	7	PWMB_INT	PWM4~7	PWM4, PWM5, PWM6 and PWM7 interrupt
24	8	TMR0_INT	TMR0	Timer 0 interrupt
25	9	TMR1_INT	TMR1	Timer 1 interrupt
26	10	TMR2_INT	TMR2	Timer 2 interrupt

- 160 -



27	11	TMR3_INT	TMR3	Timer 3 interrupt		
28	12	UART02_INT	UART0/2	0/2 UART0 and UART2 interrupt		
29	13	UART1_INT	ART1_INT UART1 UART1 interrupt			
30	14	SPI0_INT	SPI0	SPI0 interrupt		
31	15	SPI1_INT	SPI1	SPI1 interrupt		
32	16	SPI2_INT	SPI2	SPI2 interrupt		
33	17	SPI3_INT	SPI3	SPI3 interrupt		
34	18	I2C0_INT	I ² C0	I ² C0 interrupt		
35	19	I2C1_INT	I ² C1	I ² C1 interrupt		
36	20	CAN0_INT	CAN0	CAN0 interrupt		
37	21	Reserved	Reserved	Reserved		
38	22	Reserved	d Reserved Reserved			
39	23	USB_INT	USBD	USB 2.0 FS Device interrupt		
40	24	PS2_INT	PS2	PS2 interrupt		
41	25	ACMP_INT	ACMP	Analog Comparator-0 or Comaprator-1 interrupt		
42	26	PDMA_INT	PDMA	PDMA interrupt		
43	27	I2S_INT	I ² S	I ² S interrupt		
44	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake up from power-down state		
45	29	ADC_INT	ADC	ADC interrupt		
46	30	Reserved	Reserved	Reserved		
47	31	RTC_INT	RTC	Real time clock interrupt		
		L				

Table 5-3 System Interrupt Map

- 161 -



5.2.7.2 Vector Table

When any interrupts is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Offset Description			
0	SP_main – The Main stack pointer			
Vector Number	Exception Entry Pointer using that Vector Number			

Table 5-4 Vector Table Format

5.2.7.3 Operation Description

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 162 -



5.2.7.4 NVIC Control Registers

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SCS_BA = 0x	E000_E000			
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Priority Control Register	0x0000_0000
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Priority Control Register	0x0000_0000
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Priority Control Register	0x0000_0000
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Priority Control Register	0x0000_0000
NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Priority Control Register	0x0000_0000
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Priority Control Register	0x0000_0000
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Priority Control Register	0x0000_0000
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Priority Control Register	0x0000_0000

nuvoton

IRQ0 ~ IRQ31 Set-Enable Control Register (NVIC_ISER)

Register	Offset	R/W	Description	Reset Value
NVIC_ISER	SCS _BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24
			SETEN	A[31:24]			
23	22	21	20	19	18	17	16
			SETENA	\ [23:16]			
15	14	13	12	11	10	9	8
	SETENA [15:8]						
7	6	5	4	3	2	1	0
	SETENA[7:0]						

Bits	Descriptions					
[31:0]		Enable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 1 will enable the associated interrupt.				
[0 10]		Writing 0 has no effect. The register reads back with the current enable state.				

- 164 -

nuvoton

IRQ0 ~ IRQ31 Clear-Enable Control Register (NVIC_ICER)

Register	Offset	R/W	Description	Reset Value
NVIC_ICER	SCS _BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24
	CLRENA[31:24]						
23	22	21	20	19	18	17	16
			CLRENA	A [23:16]			
15	14	13	12	11	10	9	8
	CLRENA [15:8]						
7	6	5	4	3	2	1	0
	CLRENA[7:0]						

Bits	Descriptions				
[31:0]		Disable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 1 will disable the associated interrupt.			
		Writing 0 has no effect. The register reads back with the current enable state.			

nuvoton

IRQ0 ~ IRQ31 Set-Pending Control Register (NVIC_ISPR)

Register	Offset R/W		Description	Reset Value
NVIC_ISPR	SCS _BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	SETPEND[31:24]							
23	22	21	20	19	18	17	16	
			SETPEN	D [23:16]				
15	14	13	12	11	10	9	8	
			SETPEN	ID [15:8]				
7	6	5	4	3	2	1	0	
	SETPEND [7:0]							

Bits	Descriptions	
[31:0]	SETPEND	Writing 1 to a bit to set pending state of the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 0 has no effect. The register reads back with the current pending state.

- 166 -

nuvoton

IRQ0 ~ IRQ31 Clear-Pending Control Register (NVIC_ICPR)

Register	Offset R/W		Description	Reset Value
NVIC_ICPR	SCS _BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	CLRPEND [31:24]							
23	22	21	20	19	18	17	16	
			CLRPEN	D [23:16]				
15	14	13	12	11	10	9	8	
			CLRPEN	ID [15:8]				
7	6	5	4	3	2	1	0	
	CLRPEND [7:0]							

Bits	Descriptions	
[31:0]	CLRPEND	Writing 1 to a bit to remove the pending state of associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Writing 0 has no effect. The register reads back with the current pending state.



IRQ0 ~ IRQ3 Interrupt Priority Register (NVIC_IPR0)

Register	Offset R/W		Description	Reset Value
NVIC_IPR0	SCS _BA+0x400	R/W	IRQ0 ~ IRQ3 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI_3				Rese	erved			
23	22	21	20	19	18	17	16	
PR	I_2	Reserved						
15	14	13	12	11	10	9	8	
PR	I_1	Reserved						
7	6	5	4	3	2	1	0	
PRI_0		Reserved						

Bits	Descriptions	
[31:30]	PRI_3	Priority of IRQ3 "0" denotes the highest priority and "3" denotes lowest priority
[29:24]	Reserved	Reserved
[23:22]	PRI_2	Priority of IRQ2 "0" denotes the highest priority and "3" denotes lowest priority
[21:16]	Reserved	Reserved
[15:14]	PRI_1	Priority of IRQ1 "0" denotes the highest priority and "3" denotes lowest priority
[13:8]	Reserved	Reserved
[7:6]	PRI_0	Priority of IRQ0 "0" denotes the highest priority and "3" denotes lowest priority
[5:0]	Reserved	Reserved

- 168 -



IRQ4 ~ IRQ7 Interrupt Priority Register (NVIC_IPR1)

Register	Offset R/W		Description	Reset Value
NVIC_IPR1	SCS _BA+0x404	R/W	IRQ4 ~ IRQ7 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_7				Rese	erved		
23	22	21	20	19	18	17	16
PR	I_6			Reserved			
15	14	13	12	11	10	9	8
PR	I_5	Reserved					
7	6	5	4	3	2	1	0
PRI_4		Reserved					

Bits	Descriptions	
[31:30]	PRI_7	Priority of IRQ7 "0" denotes the highest priority and "3" denotes lowest priority
[29:24]	Reserved	Reserved
[23:22]	PRI_6	Priority of IRQ6 "0" denotes the highest priority and "3" denotes lowest priority
[21:16]	Reserved	Reserved
[15:14]	PRI_5	Priority of IRQ5 "0" denotes the highest priority and "3" denotes lowest priority
[13:8]	Reserved	Reserved
[7:6]	PRI_4	Priority of IRQ4 "0" denotes the highest priority and "3" denotes lowest priority
[5:0]	Reserved	Reserved



IRQ8 ~ IRQ11 Interrupt Priority Register (NVIC_IPR2)

Register	Offset R/W		Description	Reset Value
NVIC_IPR2	SCS _BA+0x408	R/W	IRQ8 ~ IRQ11 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI_11			Reserved					
23	22	21	20	19	18	17	16	
PRI	_10			Rese	erved			
15	14	13	12	11	10	9	8	
PR	I_9	Reserved						
7	6	5	4	3	2	1	0	
PRI_8		Reserved						

Bits	Descriptions	
[31:30]	PRI_11	Priority of IRQ11
		"0" denotes the highest priority and "3" denotes lowest priority
[29:24]	Reserved	Reserved
[23:22]	PRI 10	Priority of IRQ10
[23.22] FRI_10	FKI_IU	"0" denotes the highest priority and "3" denotes lowest priority
[21:16]	Reserved	Reserved
[15:14]	PRI 9	Priority of IRQ9
[13.14]	r Ki_9	"0" denotes the highest priority and "3" denotes lowest priority
[13:8]	Reserved	Reserved
[7:6]	PRI 8	Priority of IRQ8
[7:6]	FRI_0	"0" denotes the highest priority and "3" denotes lowest priority
[5:0]	Reserved	Reserved

- 170 -



IRQ12 ~ IRQ15 Interrupt Priority Register (NVIC_IPR3)

Register	Offset R/W		Description	Reset Value
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_15				Rese	erved		
23	22	21	20	19	18	17	16
PRI	_14			Rese	erved		
15	14	13	12	11	10	9	8
PRI_13		Reserved					
7	6	5	4	3	2	1	0
PRI_12		Reserved					

Bits	Descriptions	Descriptions				
[31:30]	PRI_15	Priority of IRQ15 "0" denotes the highest priority and "3" denotes lowest priority				
[29:24]	Reserved	Reserved				
[23:22]	PRI_14	Priority of IRQ14 "0" denotes the highest priority and "3" denotes lowest priority				
[21:16]	Reserved	Reserved				
[15:14]	PRI_13	Priority of IRQ13 "0" denotes the highest priority and "3" denotes lowest priority				
[13:8]	Reserved	Reserved				
[7:6]	PRI_12	Priority of IRQ12 "0" denotes the highest priority and "3" denotes lowest priority				
[5:0]	Reserved	Reserved				



IRQ16 ~ IRQ19 Interrupt Priority Register (NVIC_IPR4)

Register	Offset R/W		Description	Reset Value
NVIC_IPR4	SCS _BA+0x410	R/W	IRQ16 ~ IRQ19 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_19				Rese	erved		
23	22	21	20	19	18	17	16
PRI	_18			Rese	erved		
15	14	13	12	11	10	9	8
PRI_17		Reserved					
7	6	5	4	3	2	1	0
PRI_16		Reserved					

Bits	Descriptions	Descriptions					
[31:30]	PRI_19	Priority of IRQ19					
		"0" denotes the highest priority and "3" denotes lowest priority					
[29:24]	Reserved	Reserved					
[23:22]	PRI 18	Priority of IRQ18					
[23.22] FKI_16		"0" denotes the highest priority and "3" denotes lowest priority					
[21:16]	Reserved	Reserved					
[15:14]	PRI 17	Priority of IRQ17					
[13.14]	I KI_I/	"0" denotes the highest priority and "3" denotes lowest priority					
[13:8]	Reserved	Reserved					
[7:6]	PRI_16	Priority of IRQ16					
[7:6]	PKI_IO	"0" denotes the highest priority and "3" denotes lowest priority					
[5:0]	Reserved	Reserved					

- 172 -



IRQ20 ~ IRQ23 Interrupt Priority Register (NVIC_IPR5)

Register	Offset R/W		Description	Reset Value
NVIC_IPR5	SCS _BA+0x414	R/W	IRQ20 ~ IRQ23 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_23				Rese	erved		
23	22	21	20	19	18	17	16
PRI	_22			Rese	erved		
15	14	13	12	11	10	9	8
PRI	_21	Reserved					
7	6	5	4	3	2	1	0
PRI_20		Reserved					

Bits	Descriptions	Descriptions					
[31:30]	PRI_23	Priority of IRQ23 "0" denotes the highest priority and "3" denotes lowest priority					
[29:24]	Reserved	Reserved					
[23:22]	PRI_22	Priority of IRQ22 "0" denotes the highest priority and "3" denotes lowest priority					
[21:16]	Reserved	Reserved					
[15:14]	PRI_21	Priority of IRQ21 "0" denotes the highest priority and "3" denotes lowest priority					
[13:8]	Reserved	Reserved					
[7:6]	PRI_20	Priority of IRQ20 "0" denotes the highest priority and "3" denotes lowest priority					
[5:0]	Reserved	Reserved					



IRQ24 ~ IRQ27 Interrupt Priority Register (NVIC_IPR6)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR6	SCS _BA+0x418	R/W	IRQ24 ~ IRQ27 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
PRI_27				Rese	erved				
23	22	21	20	19	18	17	16		
PRI	PRI_26		Reserved						
15	14	13	12	11	10	9	8		
PRI	_25	Reserved							
7	6	5	4	3	2	1	0		
PRI	_24	Reserved							

Bits	Descriptions	Descriptions					
[31:30]	PRI_27	Priority of IRQ27 "0" denotes the highest priority and "3" denotes lowest priority					
[29:24]	Reserved	Reserved					
[23:22]	PRI_26	Priority of IRQ26 "0" denotes the highest priority and "3" denotes lowest priority					
[21:16]	Reserved	Reserved					
[15:14]	PRI_25	Priority of IRQ25 "0" denotes the highest priority and "3" denotes lowest priority					
[13:8]	Reserved	Reserved					
[7:6]	PRI_24	Priority of IRQ24 "0" denotes the highest priority and "3" denotes lowest priority					
[5:0]	Reserved	Reserved					



IRQ28 ~ IRQ31 Interrupt Priority Register (NVIC_IPR7)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR7	SCS _BA+0x41C	R/W	IRQ28 ~ IRQ31 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
PRI	PRI_31			Rese	erved			
23	22	21	20	19	18	17	16	
PRI_30		Reserved						
15	14	13	12	11	10	9	8	
PRI	_29	Reserved						
7	6	5	4	3	2	1	0	
PRI_28		Reserved						

Bits	Descriptions	
[31:30]	PRI_31	Priority of IRQ31 "0" denotes the highest priority and "3" denotes lowest priority
[29:24]	Reserved	Reserved
[23:22]	PRI_30	Priority of IRQ30 "0" denotes the highest priority and "3" denotes lowest priority
[21:16]	Reserved	Reserved
[15:14]	PRI_29	Priority of IRQ29 "0" denotes the highest priority and "3" denotes lowest priority
[13:8]	Reserved	Reserved
[7:6]	PRI_28	Priority of IRQ28 "0" denotes the highest priority and "3" denotes lowest priority
[5:0]	Reserved	Reserved



5.2.7.5 Interrupt Source Control Registers

Besides the interrupt control registers associated with the NVIC, NuMicro™ NUC100 Series also implement some specific control registers to facilitate the interrupt functions, including "interrupt source identification", "NMI source selection" and "interrupt test mode". They are described as below.

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
INT_BA = 0x5	000_0300			
IRQ0_SRC	INT_BA+0x00	R	IRQ0 (BOD) interrupt source identity	0xXXXX_XXXX
IRQ1_SRC	INT_BA+0x04	R	IRQ1 (WDT) interrupt source identity	0xXXXX_XXXX
IRQ2_SRC	INT_BA+0x08	R	IRQ2 ((EINT0) interrupt source identity	0xXXXX_XXXX
IRQ3_SRC	INT_BA+0x0C	R	IRQ3 (EINT1) interrupt source identity	0xXXXX_XXXX
IRQ4_SRC	INT_BA+0x10	R	IRQ4 (GPA/B) interrupt source identity	0xXXXX_XXXX
IRQ5_SRC	INT_BA+0x14	R	IRQ5 (GPC/D/E) interrupt source identity	0xXXXX_XXXX
IRQ6_SRC	INT_BA+0x18	R	IRQ6 (PWMA) interrupt source identity	0xXXXX_XXXX
IRQ7_SRC	INT_BA+0x1C	R	IRQ7 (PWMB) interrupt source identity	0xXXXX_XXXX
IRQ8_SRC	INT_BA+0x20	R	IRQ8 (TMR0) interrupt source identity	0xXXXX_XXXX
IRQ9_SRC	INT_BA+0x24	R	IRQ9 (TMR1) interrupt source identity	0xXXXX_XXXX
IRQ10_SRC	INT_BA+0x28	R	IRQ10 (TMR2) interrupt source identity	0xXXXX_XXXX
IRQ11_SRC	INT_BA+0x2C	R	IRQ11 (TMR3) interrupt source identity	0xXXXX_XXXX
IRQ12_SRC	INT_BA+0x30	R	IRQ12 (URT0) interrupt source identity	0xXXXX_XXXX
IRQ13_SRC	INT_BA+0x34	R	IRQ13 (URT1) interrupt source identity	0xXXXX_XXXX
IRQ14_SRC	INT_BA+0x38	R	IRQ14 (SPI0) interrupt source identity	0xXXXX_XXXX
IRQ15_SRC	INT_BA+0x3C	R	IRQ15 (SPI1) interrupt source identity	0xXXXX_XXXX
IRQ16_SRC	INT_BA+0x40	R	IRQ16 (SPI2) interrupt source identity	0xXXXX_XXXX
IRQ17_SRC	INT_BA+0x44	R	IRQ17 (SPI3)) interrupt source identity	0xXXXX_XXXX
IRQ18_SRC	INT_BA+0x48	R	IRQ18 (I ² C0) interrupt source identity	0xXXXX_XXXX
IRQ19_SRC	INT_BA+0x4C	R	IRQ19 (I ² C1) interrupt source identity	0xXXXX_XXXX
IRQ20_SRC	INT_BA+0x50	R	IRQ20 (CAN0) interrupt source identity	0xXXXX_XXXX
IRQ21_SRC	INT_BA+0x54	R	IRQ21 (Reserved) interrupt source identity	0xXXXX_XXXX
IRQ22_SRC	INT_BA+0x58	R	IRQ22 (Reserved) interrupt source identity	0xXXXX_XXXX

- 176 -

nuvoton

IRQ23_SRC	INT_BA+0x5C	R	IRQ23 (USBD) interrupt source identity	0xXXXX_XXXX
IRQ24_SRC	INT_BA+0x60	R	IRQ24 (PS2) interrupt source identity	0xXXXX_XXXX
IRQ25_SRC	INT_BA+0x64	R	IRQ25 (ACMP) interrupt source identity	0xXXXX_XXXX
IRQ26_SRC	INT_BA+0x68	R	IRQ26 (PDMA) interrupt source identity	0xXXXX_XXXX
IRQ27_SRC	INT_BA+0x6C	R	IRQ27 (I2S) interrupt source identity	0xXXXX_XXXX
IRQ28_SRC	INT_BA+0x70	R	IRQ28 (PWRWU) interrupt source identity	0xXXXX_XXXX
IRQ29_SRC	INT_BA+0x74	R	IRQ29 (ADC) interrupt source identity	0xXXXX_XXXX
IRQ30_SRC	INT_BA+0x78	R	IRQ30 (Reserved) interrupt source identity	0xXXXX_XXXX
IRQ31_SRC	INT_BA+0x7C	R	IRQ31 (RTC) interrupt source identity	0xXXXX_XXXX
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000
MCU_IRQ	INT_BA+0x84	R/W	MCU IRQ Number identity register	0x0000_0000



Interrupt Source Identity Register (IRQn_SRC)

Register	Offset	R/W	Description	Reset Value
	INT_BA+0x00		IRQ0 (BOD) interrupt source identity	
IRQn_SRC		R	:	0xXXXX_XXXX
	INT_BA+0x7C		IRQ31 (RTC) interrupt source identity	

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved				INT_SRC[3]		INT_SRC[2:0]			

Bits	Address	INT-Num	Descriptions
			Bit2: 0
[2:0]	INT_BA+0x00	0	Bit1: 0
			Bit0: BOD_INT
			Bit2: 0
[2:0]	INT_BA+0x04	1	Bit1: 0
			Bit0: WDT_INT
			Bit2: 0
[2:0]	INT_BA+0x08	2	Bit1: 0
			Bit0: EINT0 – external interrupt 0 from PB.14
			Bit2: 0
[2:0]	INT_BA+0x0C	3	Bit1: 0
			Bit0: EINT1 – external interrupt 1 from PB.15
			Bit2: 0
[2:0]	INT_BA+0x10	4	Bit1: GPB_INT
			Bit0: GPA_INT
			Bit2: GPE_INT
[2:0]	INT_BA+0x14	5	Bit1: GPD_INT
			Bit0: GPC_INT
			Bit3: PWM3_INT
[3:0]	INT_BA+0x18	6	Bit2: PWM2_INT
			Bit1: PWM1_INT

Publication Release Date: Dec. 22, 2010

- 178 - Revision V1.06



			Bit0: PWM0_INT
			Bit3: PWM7_INT
[3:0]	INT_BA+0x1C	7	Bit2: PWM6_INT
			Bit1: PWM5_INT
			Bit0: PWM4_INT
			Bit2: 0
[2:0]	INT_BA+0x20	8	Bit1: 0
			Bit0: TMR0_INT
			Bit2: 0
[2:0]	INT_BA+0x24	9	Bit1: 0
			Bit0: TMR1_INT
			Bit2: 0
[2:0]	INT_BA+0x28	10	Bit1: 0
			Bit0: TMR2_INT
			Bit2: 0
[2:0]	INT_BA+0x2C	11	Bit1: 0
	_		Bit0: TMR3_INT
		12	Bit2: 0
[2:0]	INT_BA+0x30		Bit1: 0
[2.0]	IIVI_B/VOXOO		Bit0: URT0_INT
[0.0]	INT DATOV24	13	Bit2: 0
[2:0]	INT_BA+0x34		Bit1: 0
			Bit0: URT1_INT
		14	Bit2: 0
[2:0]	INT_BA+0x38		Bit1: 0
			Bit0: SPI0_INT
		15	Bit2: 0
[2:0]	INT_BA+0x3C		Bit1: 0
			Bit0: SPI1_INT
			Bit2: 0
[2:0]	INT_BA+0x40	16	Bit1: 0
			Bit0: SPI2_INT
			Bit2: 0
[2:0]	INT_BA+0x44	17	Bit1: 0
	_		Bit0: SPI3_INT
			Bit2: 0
[2:0]	INT_BA+0x48	18	Bit1: 0
رد.ی	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1.0	Bit0: I2C0_INT
[2:0]	INT_BA+0x4C	19	Bit2: 0
			Bit1: 0



Bit0: I ² C1_INT	
[2:0] INT_BA+0x50 20 Bit1: 0 Bit0: CAN0_INT [2:0] INT_BA+0x54 21 Reserved [2:0] INT_BA+0x58 22 Reserved	
Bit0: CAN0_INT	
[2:0] INT_BA+0x54 21 Reserved [2:0] INT_BA+0x58 22 Reserved	
[2:0] INT_BA+0x58 22 Reserved	
Bit2: 0	
[2:0] INT_BA+0x5C 23 Bit1: 0	
Bit0: USBD_INT	
Bit2: 0	
[2:0] INT_BA+0x60 24 Bit1: 0	
Bit0: PS2_INT	
Bit2: 0	
[2:0] INT_BA+0x64 25 Bit1: 0	
Bit0: ACMP_INT	
Bit2: 0	
[2:0] INT_BA+0x68 26 Bit1: 0	
Bit0: PDMA_INT	
Bit2: 0	
[2:0] INT_BA+0x6C 27 Bit1: 0	
Bit0: I2S_INT	
Bit2: 0	
[2:0] INT_BA+0x70 28 Bit1: 0	
Bit0: PWRWU_INT	
Bit2: 0	
[2:0] INT_BA+0x74 29 Bit1: 0	
Bit0: ADC_INT	
[2:0] INT_BA+0x78 30 Reserved	
Bit2: 0	
[2:0] INT_BA+0x7C 31 Bit1: 0	
Bit0: RTC_INT	

NMI Interrupt Source Select Control Register (NMI_SEL)

Register	Offset	R/W	Description	Reset Value
NMI_SEL	INT_BA+0x80	R/W	NMI source interrupt select control register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									

- 180 -



23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved					NMI_SEL[4:0]			

Bits	Descriptions				
[31:5]	Reserved Reserved				
[4:0]	NMI_SEL	NMI interrupt source select The NMI interrupt to Cortex-M0 can be selected from one of the peripheral interrupt by setting NMI_SEL.			

nuvoton

MCU Interrupt Request Source Register (MCU_IRQ)

Register	Offset	R/W	Description	Reset Value
MCU_IRQ	INT_BA+0x84	R/W	MCU Interrupt Request Source Register	0x0000_0000

31	30	29	28	27	26	25	24		
	MCU_IRQ[31:24]								
23	22	21	20	19	18	17	16		
	MCU_IRQ[23:16]								
15	14	13	12	11	10	9	8		
	MCU_IRQ[15:8]								
7	6	5	4	3	2	1	0		
MCU_IRQ[7:0]									

Bits	Descriptions	
		MCU IRQ Source Register
		The MCU_IRQ collects all the interrupts from the peripherals and generates the synchronous interrupt to Cortex-M0. There are two modes to generate interrupt to Cortex-M0, the normal mode and test mode.
[31:0]	MCU_IRQ	The MCU_IRQ collects all interrupts from each peripheral and synchronizes them then interrupts the Cortex-M0.
		When the MCU_IRQ[n] is 0: Set MCU_IRQ[n] 1 will generate an interrupt to Cortex_M0 NVIC[n].
		When the MCU_IRQ[n] is 1 (mean an interrupt is assert), set 1 to the MCU_bit[n] will clear the interrupt and set MCU_IRQ[n] 0 : no any effect

- 182 -



5.2.8 System Control Register

Cortex-M0 status and operating mode control are managed System Control Registers. Including CPUID, Cortex-M0 interrupt priority and Cortex-M0power management can be controlled through these system control register

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value				
SCS_BA = 0x	SCS_BA = 0xE000_E000							
CPUID	SCS_BA+0xD00	R	CPUID Register	0x410C_C200				
ICSR	SCS_BA+0xD04	R/W	Interrupt Control State Register	0x0000_0000				
AIRCR	SCS_BA+0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000				
SCR	SCS_BA+0xD10	R/W	System Control Register	0x0000_0000				
SHPR2	SCS_BA+0xD1C	R/W	System Handler Priority Register 2	0x0000_0000				
SHPR3	SCS_BA+0xD20	R/W	System Handler Priority Register 3	0x0000_0000				



CPUID Register (CPUID)

Register	Offset	R/W	Description	Reset Value
CPUID	SCS_BA+0xD00	R	CPUID Register	0x410C_C200

31	30	29	28	27	26	25	24	
	IMPLEMENTER[7:0]							
23	22	21	20	19	18	17	16	
Reserved				PART[3:0]				
15	14	13	12	11	10	9	8	
	PARTNO[11:4]							
7	6	5	4	3	2	1	0	
PARTNO[3:0]					REVISI	ON[3:0]		

Bits	Descriptions	Descriptions					
[31:24]	IMPLEMENTER	MPLEMENTER Implementer code assigned by ARM. (ARM = 0x41)					
[23:20]	Reserved	Reserved					
[19:16]	PART	Reads as 0xC for ARMv6-M parts					
[15:4]	PARTNO	Reads as 0xC20.					
[3:0]	REVISION	Reads as 0x0					

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 184 -



Interrupt Control State Register (ICSR)

Register	Offset	R/W	Description	Reset Value
ICSR	SCS_BA+0xD04	R/W	Interrupt Control State Register	0x0000_0000

31	30	29	28	27	26	25	24	
NMIPENDSE T	Reserved		PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	Reserved	
23	22	21	20	19	18	17	16	
ISRPREEMP T	ISRPENDING	Reserved		VECTPENDING[8:4]				
15	14	13	12	11	10	9	8	
VECTPENDING[3:0]					VECTACTIVE [8]			
7	6	6 5		3	2	1	0	
VECTACTIVE[7:0]								

Bits	Descriptions	Descriptions						
[31]	NMIPENDSET	Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. Reads back with current state (1 if Pending, 0 if not).						
[30:29]	Reserved	Reserved						
[28]	PENDSVSET	Set a pending PendSV interrupt. This is normally used to request a context switch. Reads back with current state (1 if Pending, 0 if not).						
[27]	PENDSVCLR	Write 1 to clear a pending PendSV interrupt. This is a write only bit.						
[26]	PENDSTSET	Set a pending SysTick. Reads back with current state (1 if Pending, 0 if not).						
[25]	PENDSTCLR	Write 1 to clear a pending SysTick. This is a write only bit.						
[24]	Reserved	Reserved						
[23]	ISRPREEMPT	If set, a pending exception will be serviced on exit from the debug halt state. This is a read only bit.						
[22]	ISRPENDING	Indicates if an external configurable (NVIC generated) interrupt is pending. This is a read only bit.						
[21]	Reserved	Reserved						
[20:12]	VECTPENDING	Indicates the exception number for the highest priority pending exception. The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier. A value of zero indicates no pending exceptions. This is a read only bit.						
[11:9]	Reserved	Reserved						
[8:0]	VECTACTIVE	0 = Thread mode						



Value > 1 = the exception number for the current executing exception.
This is a read only bit.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 186 -

OUVOTOO

Application Interrupt and Reset Control Register (AIRCR)

Register	Offset	R/W	Description	Reset Value
AIRCR	SCS_BA+0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000

31	30	29	28	27	26	25	24			
	VECTORKEY[15:8]									
23	22	21	20	19	18	17	16			
	VECTORKEY[7:0]									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved					SYSRESETR EQ	VECTCLKAC TIVE	Reserved			

Bits	Descriptions	Descriptions					
[31:16]	VECTORKEY	When write this register, this field should be 0x05FA, otherwise the write action will be unpredictable.					
[15:3]	Reserved	Reserved					
[2]	SYSRESETREQ	Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested. The bit is a write only bit and self-clears as part of the reset sequence.					
[1]		Set this bit to 1 will clears all active state information for fixed and configurable exceptions. The bit is a write only bit and can only be written when the core is halted. Note: It is the debugger's responsibility to re-initialize the stack.					
[0]	Reserved	Reserved					

nuvoton

System Control Register (SCR)

Register	Offset	R/W	Description	Reset Value
SCR	SCS_BA+0xD10	R/W	System Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved S			SEVONPEND	Reserved	SLEEPDEEP	SLEEPONEXI T	Reserved			

Bits	Descriptions	Descriptions					
[31:5]	Reserved	Reserved					
[4]	SEVONPEND	When enabled, interrupt transitions from Inactive to Pending are included in the list of wakeup events for the WFE instruction.					
[3]	Reserved	Reserved					
[2]	SLEEPDEEP	A qualifying hint that indicates waking from sleep might take longer.					
[1]	SLEEPONEXIT	When set to 1, the core can enter a sleep state on an exception return to Thread mode. This is the mode and exception level entered at reset, the base level of execution.					
[0]	Reserved	Reserved					

- 188 -

nuvoton

System Handler Priority Register 2 (SHPR2)

Register	Offset	R/W	Description	Reset Value
SHPR2	SCS_BA+0xD1C	R/W	System Handler Priority Register 2	0x0000_0000

31	30	29	28	27	26	25	24		
PRI_11				Rese	erved				
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
	Reserved								

Bits	Descriptions	
[31:30]	PRI_11	Priority of system handler 11 – SVCall "0" denotes the highest priority and "3" denotes lowest priority
[29:0]	Reserved	Reserved

nuvoton

System Handler Priority Register 3 (SHPR3)

Register	Offset	R/W	Description	Reset Value
SHPR3	SCS_BA+0xD20	R/W	System Handler Priority Register 3	0x0000_0000

31	30	29	28	27	26	25	24	
PRI_15				Rese	erved			
23	22	21	20	19	18	17	16	
PRI	_14			Rese	erved			
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
Reserved								

Bits	Descriptions	
[31:30]	PRI_15	Priority of system handler 15 – SysTick "0" denotes the highest priority and "3" denotes lowest priority
[29:24]	Reserved	Reserved
[23:22]	PRI_14	Priority of system handler 14 – PendSV "0" denotes the highest priority and "3" denotes lowest priority
[21:0]	Reserved	Reserved

- 190 -



5.3 Clock Controller

5.3.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and a 4-bit clock divider. The chip will not enter power-down mode until CPU sets the power down enable bit (PWR_DOWN_EN) and Cortex-M0 core executes the WFI instruction. After that, chip enter power-down mode and wait for wake-up interrupt source triggered to leave power-down mode. In the power down mode, the clock controller turns off the external 4~24 MHz crystal and internal 22.1184 MHz oscillator to reduce the overall system power consumption.

5.3.2 Clock Generator

The clock generator consists of 5 clock sources which are listed below:

- One external 32.768 kHz crystal
- One external 4~24 MHz crystal
- One programmable PLL FOUT(PLL source consists of external 4~24 MHz crystal and internal 22.1184 MHz oscillator)
- One internal 22.1184 MHz oscillator
- One internal 10 kHz oscillator




Figure 5-4 Clock generator block diagram

5.3.3 System Clock & SysTick Clock

The system clock has 5 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK_S (CLKSEL0[2:0]). The block diagram is showed in Figure 5-5.




Figure 5-5 System Clock Block Diagram

The clock source of SysTick in Cortex-M0 core can use CPU clock or external clock (SYST_CSR[2]). If using external clock, the SysTick clock (STCLK) has 5 clock sources. The clock source switch depends on the setting of the register STCLK_S (CLKSEL0[5:3]. The block diagram is showed in Figure 5-6.




Figure 5-6 SysTick Clock Control Block Diagram



5.3.4 Peripherals Clock

The peripherals clock had different clock source switch setting which depends on the different peripheral. Please refer the CLKSEL1 and CLKSEL2 register description in 5.3.7.

5.3.5 Power down mode (Deep Sleep Mode) Clock

When chip enters into power down mode, system clocks, some clock sources, and some peripheral clocks will be disabled. Some clock sources and peripherals clock are still active in power down mode.

For theses clocks which still keep active list below:

- Clock Generator
 - ◆ Internal 10 kHz oscillator clock
 - ◆ External 32.768 kHz crystal clock
- Peripherals Clock (When these IP adopt 32.768 kHz or 10 kHz as clock source)

- 193 -

5.3.6 Frequency Divider Output

This device is equipped a power-of-2 frequency divider which is composed by16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to CLKO function pin. Therefore there are 16 options of power-of-2 divided clocks with the frequency from $F_{in}/2^{16}$ where Fin is input clock frequency to the clock divider.

The output formula is $\mathbf{F}_{out} = \mathbf{F}_{in}/2^{(N+1)}$, where \mathbf{F}_{in} is the input clock frequency, \mathbf{F}_{out} is the clock divider output frequency and N is the 4-bit value in FSEL (FRQDIV[3:0]).

When write 1 to DIVIDER_EN (FRQDIV[4]), the chained counter starts to count. When write 0 to DIVIDER_EN (FRQDIV[4]), the chained counter continuously runs till divided clock reaches low state and stay in low state.




Figure 5-7 Clock Source of Frequency Divider




Figure 5-8 Block Diagram of Frequency Divider



5.3.7 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value				
CLK_BA = 0x	CLK_BA = 0x5000_0200							
PWRCON	CLK_BA+0x00	R/W	System Power Down Control Register	0x0000_001X				
AHBCLK	CLK_BA+0x04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D				
APBCLK	CLK_BA+0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000X				
CLKSTATUS	CLK_BA+0x0C	R/W	Clock status monitor Register (Low Density Only)	0x0000_00XX				
CLKSEL0	CLK_BA+0x10	R/W	Clock Source Select Control Register 0	0x0000_003X				
CLKSEL1	CLK_BA+0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFF				
CLKSEL2	CLK_BA+0x1C	R/W	Clock Source Select Control Register 2	0x0000_00F0 _[1] 0x0000_00FF				
CLKDIV	CLK_BA+0x18	R/W	Clock Divider Number Register	0x0000_0000				
PLLCON	CLK_BA+0x20	R/W	PLL Control Register	0x0005_C22E				
FRQDIV	CLK_BA+0x24	R/W	Frequency Divider Control Register	0x0000_0000				

Note: [1] default value is 0x0000_00F0 in Medium Density; default value is 0x0000_00FF in Low Density



5.3.8 Register Description

Power Down Control Register (PWRCON)

Except the BIT[6], all the other bits are protected, program these bits need to write "59h", "16h", "88h" to address $0x5000_0100$ to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100

Register	Offset	R/W	Description	Reset Value
PWRCON	CLK_BA+0x00	R/W	System Power Down Control Register	0x0000_001X

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
PWR_DOWN _EN	PD_WU_STS	PD_WU_INT_ EN	PD_WU_DLY	OSC10K_EN	OSC22M_EN	XTL32K_EN	XTL12M_EN		

Bits	Descriptions	
[31:9]	Reserved	Reserve
		This bit control the power down entry condition (write-protection bit)
[8]	PD_WAIT_CPU	1 = Chip enter power down mode when the both PWR_DOWN_EN bit is set to 1 and CPU run WFI instruction.
		0 = Chip entry power down mode when the PWR_DOWN_EN bit is set to 1
		System power down enable bit (write-protection bit)
		When CPU sets this bit to 1, the chip power down mode is enabled and chip power-down behavior will depends on the PD_WAIT_CPU bit
		(a) If the PD_WAIT_CPU is 0, then the chip enters power down mode immediately after the PWR_DOWN_EN bit set.
		(b) if the PD_WAIT_CPU is 1, then the chip keeps active till the CPU sleep mode is also active and then the chip enters power down mode
[7]	PWR_DOWN_EN	When chip wakes up from power down mode, this bit is auto cleared. Users need to set this bit again for next power down.
		When in power down mode, external 4~24 MHz crystal and the internal 22.1184 MHz oscillator will be disabled in this mode, but the external 32 kHz crystal and internal 10 kHz oscillator are not controlled by power down mode.
		When in power down mode, the PLL and system clock are disabled, and ignored the clock source selection. The clocks of peripheral are not controlled by power down mode, if the peripheral clock source is from external 32 kHz crystal or the internal 10 kHz oscillator.

- 196 -



		1 = Chip enter the power down mode instant or wait CPU sleep command WFI
		0 = Chip operate in normal mode or CPU in idle mode (sleep mode) because of WFI command
		Power down mode wake up interrupt status
		Set by "power down wake up event", it indicates that resume from power down mode"
[6]	PD_WU_STS	The flag is set if the GPIO, USB, UART, WDT, CAN, ACMP, BOD or RTC wakeup occurred
		Write 1 to clear the bit to zero.
		Power down mode wake up interrupt enable (write-protection bit)
1	DD 1444 INT EN	0 = Disable
[5]	PD_WU_INT_EN	1 = Enable
		The interrupt will occur when both PD_WU_STS and PD_WU_INT_EN are high.
		Enable the wake up delay counter (write-protection bit)
		When the chip wakes up from power down mode, the clock control will delay certain clock cycles to wait system clock stable.
[4]	PD_WU_DLY	The delayed clock cycle is 4096 clock cycles when chip work at external 4~24 MHz crystal, and 256 clock cycles when chip work at internal 22.1184 MHz oscillator.
		1 = Enable clock cycles delay
		0 = Disable clock cycles delay
		Internal 10 kHz Oscillator Enable (write-protection bit)
[3]	OSC10K_EN	1 = Enable 10 kHz Oscillation
		0 = Disable 10 kHz Oscillation
		Internal 22.1184 MHz Oscillator Enable (write-protection bit)
[2]	OSC22M_EN	1 = Enable 22.1184 MHz Oscillation
		0 = Disable 22.1184 MHz Oscillation
		External 32.768 kHz Crystal Enable (write-protection bit)
[1]	XTL32K_EN	1 = Enable external 32.768 kHz Crystal (Normal operation)
		0 = Disable external 32.768 kHz Crystal
		External 4~24 MHz Crystal Enable (write-protection bit)
[0]	XTL12M_EN	The bit default value is set by flash controller user configuration register configuration [26:24]. When the default clock source is from external 4~24 MHz crystal, this bit is set to 1 automatically
		1 = Enable external 4~24 MHz crystal
		0 = Disable external 4~24 MHz crystal
ı		

- 197 -



Register/Instruction Mode	PWR_DOWN_EN	PD_WAIT_CPU	CPU run WFI instruction	Clock Disable
Normal Running Mode	0	0	NO	All Clock are disabled by control register
IDLE Mode (CPU entry Sleep Mode)	0	0	YES	Only CPU clock is disabled
Power_down Mode	1	0	NO	Most Clocks are disabled except 10K/32K and some RTC/WDT/Timer/PWM peripheral clock are still enabled.
Power_down Mode (CPU entry deep sleep mode)	1	1	YES	Most Clocks are disabled except 10K/32K and some RTC/WDT/Timer/PWM peripheral clock are still enabled.

Table 5-5 Power Down Mode Control Table

When chip enter power down mode, user can wakeup chip by some interrupt sources. User should enable related interrupt sources and NVIC IRQ enable bits (NVIC_ISER) before set PWR_DOWN_EN bit in PWRCON[7] to ensure chip can enter power down and be wakeup successfully.



AHB Devices Clock Enable Control Register (AHBCLK)

These bits for this register are used to enable/disable clock for system clock PDMA clock and EBI clock.

Register	Offset	R/W	Description	Reset Value
AHBCLK	CLK_BA+0x04	R/W	AHB Devices Clock Enable Control Register	0x0000_000D

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved				EBI_EN	ISP_EN	PDMA_EN	Reserved			

Bits	Descriptions	escriptions					
[31:3]	Reserved	Reserved					
[3]	EBI_EN	EBI Controller Clock Enable Control (Low Density Only) 1 = Enable the EBI engine clock 0 = Disable the EBI engine clock					
[2]	ISP_EN	Flash ISP Controller Clock Enable Control 1 = Enable the Flash ISP engine clock 0 = Disable the Flash ISP engine clock					
[1]	PDMA_EN	PDMA Controller Clock Enable Control 1 = Enable the PDMA engine clock 0 = Disable the PDMA engine clock					
[0]	Reserved	Reserved					



APB Devices Clock Enable Control Register (APBCLK)

These bits of this register are used to enable/disable clock for peripheral controller clocks.

Register	Offset	R/W	Description	Reset Value
APBCLK	CLK_BA+0x08	R/W	APB Devices Clock Enable Control Register	0x0000_000X

31	30	29	28	27	26	25	24
PS2_EN	ACMP_EN	I2S_EN	ADC_EN	USBD_EN	Rese	erved	CAN0_EN
23	22	21	20	19	18	17	16
PWM67_EN	PWM45_EN	PWM23_EN	PWM01_EN	Reserved	UART2_EN	UART1_EN	UARTO_EN
15	14	13	12	11	10	9	8
SPI3_EN	SPI2_EN	SPI1_EN	SPI0_EN	Rese	erved	I2C1_EN	I2C0_EN
7	6	5	4	3	2	1	0
Reserved	FDIV_EN	TMR3_EN	TMR2_EN	TMR1_EN	TMR0_EN	RTC_EN	WDT_EN

Descriptions	Descriptions						
	PS2 Clock Enable						
PS2_EN	1 = Enable PS2 clock						
	0 = Disable PS2 clock						
	Analog Comparator Clock Enable						
ACMP_EN	1 = Enable the Analog Comparator Clock						
	0 = Disable the Analog Comparator Clock						
	I2S Clock Enable						
I2S_EN	1 = Enable I ² S Clock						
	0 = Disable I ² S Clock						
	Analog-Digital-Converter (ADC) Clock Enable						
ADC_EN	1 = Enable ADC clock						
	0 = Disable ADC clock						
	USB 2.0 FS Device Controller Clock Enable						
USBD_EN	1 = Enable USB clock						
	0 = Disable USB clock						
Reserved	Reserved						
	CAN Bus Controller-0 Clock Enable						
CAN0_EN	1 = Enable CAN0 clock						
	0 = Disable CAN0 clock						
	PWM_67 Clock Enable (Medium Density Only)						
PWM67_EN	1 = Enable PWM67 clock						
	0 = Disable PWM67 clock						
	PS2_EN ACMP_EN I2S_EN ADC_EN USBD_EN Reserved CAN0_EN						

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 200 -



	1	DWM 45 Clock Engble (Medium Density Only)
[22]	DWM45 EN	PWM_45 Clock Enable (Medium Density Only)
[22]	PWM45_EN	1 = Enable PWM45 clock
		0 = Disable PWM45 clock
		PWM_23 Clock Enable
[21]	PWM23_EN	1 = Enable PWM23 clock
		0 = Disable PWM23 clock
		PWM_01 Clock Enable
[20]	PWM01_EN	1 = Enable PWM01 clock
		0 = Disable PWM01 clock
[19]	Reserved	Reserved
		UART2 Clock Enable (Medium Density Only)
[18]	UART2_EN	1 = Enable UART2 clock
		0 = Disable UART2 clock
		UART1 Clock Enable
[17]	UART1_EN	1 = Enable UART1 clock
		0 = Disable UART1 clock
		UART0 Clock Enable
[16]	UARTO_EN	1 = Enable UART0 clock
		0 = Disable UART0 clock
		SPI3 Clock Enable (Medium Density Only)
[15]	SPI3_EN	1 = Enable SPI3 Clock
		0 = Disable SPI3 Clock
		SPI2 Clock Enable (Medium Density Only)
[14]	SPI2_EN	1 = Enable SPI2 Clock
		0 = Disable SPI2 Clock
		SPI1 Clock Enable
[13]	SPI1_EN	1 = Enable SPI1 Clock
		0 = Disable SPI1 Clock
		SPI0 Clock Enable
[12]	SPI0_EN	1 = Enable SPI0 Clock
		0 = Disable SPI0 Clock
[11:10]	Reserved	Reserved
		I ² C1 Clock Enable
[9]	I2C1_EN	1 = Enable I ² C1 Clock
		0 = Disable I ² C1 Clock
		I ² C0 Clock Enable
[8]	I2C0_EN	1 = Enable I ² C0 Clock
		0 = Disable I ² C0 Clock
[7]	Reserved	Reserved

- 201 -



	ſ	
		Frequency Divider Output Clock Enable
[6]	FDIV_EN	1 = Enable FDIV Clock
		0 = Disable FDIV Clock
		Timer3 Clock Enable
[5]	TMR3_EN	1 = Enable Timer3 Clock
		0 = Disable Timer3 Clock
		Timer2 Clock Enable
[4]	TMR2_EN	1 = Enable Timer2 Clock
		0 = Disable Timer2 Clock
		Timer1 Clock Enable
[3]	TMR1_EN	1 = Enable Timer1 Clock
		0 = Disable Timer1 Clock
		Timer0 Clock Enable
[2]	TMR0_EN	1 = Enable Timer0 Clock
		0 = Disable Timer0 Clock
		Real-Time-Clock APB interface Clock Enable
[1]	RTC_EN	This bit is used to control the RTC APB clock only, The RTC engine clock source is from the external 32.768 kHz crystal.
		1 = Enable RTC Clock
		0 = Disable RTC Clock
		Watchdog Timer Clock Enable (write-protection bit)
		This bit is the protected bit. It means programming this needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.
[0]	WDT_EN	The bit default value is set by flash controller. User configuration register congig0 bit[31]
		1 = Enable Watchdog Timer Clock
		0 = Disable Watchdog Timer Clock

- 202 -



Clock status Register (CLKSTATUS)

These bits of this register are used to monitor if the chip clock source stable or not, and whether clock switch failed. (Only support in Low Density)

Register	Offset	R/W	Description	Reset Value
CLKSTATUS	CLK_BA+0x0C	R/W	Clock status monitor Register	0x0000_00XX

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
CLK_SW_FAI	Rese	erved	OSC22M_ST B	OSC10K_ST B	PLL_STB	XTL32K_STB	XTL12M_STB			

Bits	Descriptions	
[31:8]	Reserved	Reserved
		Clock switching fail flag (write-protection bit)
		1 = Clock switching failure
		0 = Clock switching success
[7]	CLK_SW_FAIL	This bit is updated when software switches system clock source. If switch target clock is stable, this bit will be set to 0. If switch target clock is not stable, this bit will be set to 1.
		Write 1 to clear the bit to zero.
[6:5]	Reserved	Reserved
		OSC22M clock source stable flag
[4]	OSC22M_STB	1 = OSC22M clock is stable
[4]	O3C2ZIVI_31B	0 = OSC22M clock is not stable or disabled
		This is read only bit
		OSC10K clock source stable flag
[3]	OSC10K STB	1 = OSC10K clock is stable
[3]	OSCIUK_SIB	0 = OSC10K clock is not stable or disabled
		This is read only bit
		PLL clock source stable flag
[2]	PLL STB	1 = PLL clock is stable
[2]	I'LL_SIB	0 = PLL clock is not stable or disabled
		This is read only bit

nuvoton

	XTL32K_STB	XTL32K clock source stable flag
[4]		1 = XTL32K clock is stable
[1]		0 = XTL32K clock is not stable or disabled
		This is read only bit
	XTL12M_STB	XTL12M clock source stable flag
[0]		1 = XTL12M clock is stable
[0]		0 = XTL12M clock is not stable or disabled
		This is read only bit

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 204 -



Clock Source Select Control Register 0 (CLKSEL0)

Register	Offset	R/W	Description	Reset Value
CLKSEL0	CLK_BA+0x10	R/W	Clock Source Select Control Register 0	0x0000_003X

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
Rese	erved		STCLK_S			HCLK_S			

Bits	Descriptions	
[31:6]	Reserved	Reserved
		Cortex_M0 SysTick clock source select (write-protection bits)
		If SYST_CSR[2]=0, SysTick uses listed clock source below
		These bits are protected bit. It means programming this bit needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.
[5:3]	STCLK_S	000 = Clock source from external 4~24 MHz crystal clock
		001 = Clock source from external 32.768 kHz crystal clock
		010 = Clock source from external 4~24 MHz crystal clock/2
		011 = Clock source from HCLK/2
		1xx = Clock source from internal 22.1184 MHz oscillator clock/2
		HCLK clock source select (write-protection bits)
		 Before clock switching, the related clock sources (both pre-select and new-select) must be turn on
		 The 3-bit default value is reloaded from the value of CFOSC (<u>Config0[</u>26:24]) in user configuration register of Flash controller by any reset. Therefore the default value is either 000b or 111b.
[2:0]	HCLK_S	 These bits are protected bit, It means programming this bit needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.
		000 = Clock source from external 4~24 MHz crystal clock
		001 = Clock source from external 32.768 kHz crystal clock
		010 = Clock source from PLL clock
		011 = Clock source from internal 10 kHz oscillator clock
		1xx = Clock source from internal 22.1184 MHz oscillator clock



Clock Source Select Control Register 1 (CLKSEL1)

Before clock switching, the related clock sources (pre-select and new-select) must be turned on.

Register	Offset	R/W	Description	Reset Value
CLKSEL1	CLK_BA+0x14	R/W	Clock Source Select Control Register 1	0xFFFF_FFFF

31	30	29	28	27	26	25	24
PWM23_S		PWM01_S		CAN_S		UART_S	
23	22	21	20	19	18	17	16
Reserved		TMR3_S		Reserved	TMR2_S		
15	14	13	12	11	10	9	8
Reserved		TMR1_S		Reserved		TMR0_S	
7	6	5	4	3	2	1	0
Reserved				AD	C_S	WD	T_S

Bits	Descriptions	Descriptions					
		PWM2 and PWM3 clock source select					
		PWM2 and PWM3 uses the same Engine clock source, both of them use the same prescaler					
[31:30]	PWM23_S	00 = Clock source from external 4~24 MHz crystal clock					
		01 = Clock source from external 32.768 kHz crystal clock					
		10 = Clock source from HCLK					
		11 = Clock source from internal 22.1184 MHz oscillator clock					
		PWM0 and PWM1 clock source select					
		PWM0 and PWM1 uses the same Engine clock source, both of them use the same prescaler					
[29:28]	PWM01_S	00 = Clock source from external 4~24 MHz crystal clock					
		01 = Clock source from external 32.768 kHz crystal clock					
		10 = Clock source from HCLK					
		11 = Clock source from internal 22.1184 MHz oscillator clock					
		CAN clock source select					
[27:26]	CAN S	00 = Clock source from external 4~24 MHz crystal clock					
[27:26]	CAN_5	01 = Clock source from PLL clock					
		1x = Clock source from internal 22.1184 MHz oscillator clock					
		UART clock source select					
[25:24]	UART_S	00 = Clock source from external 4~24 MHz crystal clock					
		01 = Clock source from PLL clock					

- 206 -



		1x = Clock source from internal 22.1184 MHz oscillator clock
[23]	Reserved	Reserved
-		TIMER3 clock source select
		000 = Clock source from external 4~24 MHz crystal clock
		001 = Clock source from external 32.768 kHz crystal clock
[22:20]	TMR3_S	010 = Clock source from HCLK
		011 = Clock source from external trigger
		1xx = Clock source from internal 22.1184 MHz oscillator clock
[19]	Reserved	Reserved
		TIMER2 clock source select
		000 = Clock source from external 4~24 MHz crystal clock
[18:16]	TMR2_S	001 = Clock source from external 32.768 kHz crystal clock
[]	2_0	010 = Clock source from HCLK
		011 = Clock source from external trigger
		1xx = Clock source from internal 22.1184 MHz oscillator clock
[15]	Reserved	Reserved
		TIMER1 clock source select
		000 = Clock source from external 4~24 MHz crystal clock
		001 = Clock source from external 32.768 kHz crystal clock
[14:12]	TMR1_S	010 = Clock source from HCLK
		011 = Clock source from external trigger
		1xx = Clock source from internal 22.1184 MHz oscillator clock
[11]	Reserved	Reserved
		TIMER0 clock source select
		000 = Clock source from external 4~24 MHz crystal clock
		001 = Clock source from external 32.768 kHz crystal clock
[10:8]	TMR0_S	010 = Clock source from HCLK
		011 = Clock source from external trigger
		1xx = Clock source from internal 22.1184 MHz oscillator clock
[7:4]	Reserved	Reserved
		ADC clock source select
		00 = Clock source from external 4~24 MHz crystal clock
[3:2]	ADC_S	01 = Clock source from PLL clock
		1x = Clock source from internal 22.1184 MHz oscillator clock
		Watchdog Timer clock source select (write-protection bits)
		These bits are protected bit, program this need to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.
[1:0]	WDT_S	00 = Clock source from external 4~24 MHz crystal clock
		01 = Reserved
		10 = Clock source from HCLK/2048 clock



	AA Object and the form intermed AO billion and literature
	11 = Clock source from internal 10 kHz oscillator clock

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 208 -



Clock Source Select Control Register 2 (CLKSEL2)

Before clock switching, the related clock sources (pre-select and new-select) must be turned on.

Register	Offset	R/W	Description	Reset Value
CLKSEL2	CLK_BA+0x1C	R/W	Clock Source Select Control Register 2	0x0000_00F0 ^[1] 0x0000_00FF

Note: [1] default value is 0x0000_00F0 in Medium Density; default value is 0x0000_00FF in Low Density

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
PWM	PWM67_S PWM45_S FRQDIV_S I2S_S					S_S			

Bits	Descriptions	Descriptions					
[31:8]	Reserved	Reserved					
		PWM6 and PWM7 Clock Source Select (Medium Density Only)					
		PWM6 and PWM7 used the same Engine clock source, both of them use the same prescaler					
[7:6]	PWM67_S	00 = Clock source from external 4~24 MHz crystal clock					
-		01 = Clock source from external 32.768 kHz crystal clock					
		10 = Clock source from HCLK					
		11 = Clock source from internal 22.1184 MHz oscillator clock					
		PWM4 and PWM5 Clock Source Select (Medium Density Only)					
		PWM4 and PWM5 used the same Engine clock source, both of them use the same prescaler					
[5:4]	PWM45_S	00 = Clock source from external 4~24 MHz crystal clock					
-		01 = Clock source from external 32.768 kHz crystal clock					
		10 = Clock source from HCLK					
		11 = Clock source from internal 22.1184 MHz oscillator clock					
		Clock Divider Clock Source Select					
		00 = Clock source from external 4~24 MHz crystal clock					
[3:2]	FRQDIV_S	01 = Clock source from external 32.768 kHz crystal clock					
		10 = Clock source from HCLK					
		11 = Clock source from internal 22.1184 MHz oscillator clock					
r4 01		I ² S Clock Source Select					
[1:0]	12S_S	00 = Clock source from external 4~24 MHz crystal clock					



01 = Clock source from PLL clock
10 = Clock source from HCLK
11 = Clock source from internal 22.1184 MHz oscillator clock

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 210 -



Clock Divider Register (CLKDIV)

Register	Offset	R/W	Description	Reset Value
CLKDIV	CLK_BA+0x18	R/W	Clock Divider Number Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved				CAN_N_H			
23	22	21	20	19	18	17	16
			ADO	C_N			
15	14	13	12	11	10	9	8
	CAN	_N_L		UART_N			
7	6	5	4	3	2	1	0
USB_N					HCL	K_N	

Bits	Descriptions	
[31:30]	Reserved	Reserved
		CAN clock divide number from CAN clock source (Low Density Only)
[29:24]	CAN_N_H	The CAN clock frequency = (CAN clock source frequency) / (CAN_N + 1)
		Which CAN_N = 16 * CAN_N_H + CAN_N_L
[22:46]	ADC N	ADC clock divide number from ADC clock source
[23:16]	ADC_N	The ADC clock frequency = (ADC clock source frequency) / (ADC_N + 1)
		CAN clock divide number from CAN clock source
[15:12]	CAN_N_L	The CAN clock frequency = (CAN clock source frequency) / (CAN_N + 1)
		Which CAN_N = 16 * CAN_N_H + CAN_N_L
[11:8]	UART N	UART clock divide number from UART clock source
[11.0]	UARI_N	The UART clock frequency = (UART clock source frequency) / (UART_N + 1)
[7:4]	LICD N	USB clock divide number from PLL clock
[7:4]	USB_N	The USB clock frequency = (PLL frequency) / (USB_N + 1)
[2.0]	HOLK N	HCLK clock divide number from HCLK clock source
[3:0]	HCLK_N	The HCLK clock frequency = (HCLK clock source frequency) / (HCLK_N + 1)



PLL Control Register (PLLCON)

The PLL reference clock input is from the external $4\sim24$ MHz crystal clock input or from the internal 22.1184 MHz oscillator. These registers are use to control the PLL output frequency and PLL operating mode

Register	Offset	R/W	Description	Reset Value
PLLCON	CLK_BA+0x20	R/W	PLL Control Register	0x0005_C22E

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Rese	erved		PLL_SRC	OE	ВР	PD			
15	14	13	12	11	10	9	8			
ОИТ	_DV			IN_DV			FB_DV			
7	6	5	4	3	2	1	0			
FB_DV										

Bits	Descriptions			
[31:20]	Reserved	Reserved		
		PLL Source Clock Select		
[19]	PLL_SRC	1 = PLL source clock from internal 22.1184 MHz oscillator		
		0 = PLL source clock from external 4~24 MHz crystal		
		PLL OE (FOUT enable) pin Control		
[18]	OE	0 = PLL FOUT enable		
		1 = PLL FOUT is fixed low		
		PLL Bypass Control		
[17]	ВР	0 = PLL is in normal mode (default)		
		1 = PLL clock output is same as clock input (XTALin)		
		Power Down Mode		
[16]	PD	If set the PWR_DOWN_EN bit to 1 in PWRCON register, the PLL will enter power down mode too.		
		0 = PLL is in normal mode		
		1 = PLL is in power-down mode (default)		
[15:14]	OUT_DV	PLL Output Divider Control Pins		
		Refer to the formulas below the table.		
[13:9]	IN DV	PLL Input Divider Control Pins		
	וא_טע	Refer to the formulas below the table.		
10.01	FB DV	PLL Feedback Divider Control Pins		
[8:0]	LB_DA	Refer to the formulas below the table.		

- 212 -



Output Clock Frequency Setting

$$FOUT = FIN \times \frac{NF}{NR} \times \frac{1}{NO}$$

Constrain:

1. 3.2*MHz* < *FIN* < 150*MHz*

2.
$$800 \text{ KHz} < \frac{\text{FIN}}{2*NR} < 8 \text{MHz}$$

$$3. \ \ \, 100\, \textit{MHz} < \textit{FCO} = \textit{FIN} \times \frac{\textit{NF}}{\textit{NR}} < 200\, \textit{MHz} \\ 120\, \textit{MHz} < \textit{FCO} \ \ \text{is preferred}$$

Symbol	Description		
FOUT	Output Clock Frequency		
FIN	Input (Reference) Clock Frequency		
NR	Input Divider (IN_DV + 2)		
NF	Feedback Divider (FB_DV + 2)		
NO	OUT_DV = "00" : NO = 1 OUT_DV = "01" : NO = 2 OUT_DV = "10" : NO = 2 OUT_DV = "11" : NO = 4		

Default Frequency Setting

The default value: 0xC22E

FIN = 12 MHz

NR = (1+2) = 3

NF = (46+2) = 48

NO = 4

 $FOUT = 12/4 \times 48 \times 1/3 = 48MHz$



Frequency Divider Control Register (FRQDIV)

Register	Offset	R/W	Description	Reset Value
FRQDIV	CLK_BA+ 24	R/W	Frequency Divider Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	Reserved DIVIDER_EN				FSEL			

Bits	Descriptions	Descriptions		
[31:5]	Reserved Reserved			
[4]		Frequency Divider Enable Bit		
	DIVIDER_EN	0 = Disable Frequency Divider		
		1 = Enable Frequency Divider		
[3:0]		Divider Output Frequency Selection Bits		
		The formula of output frequency is		
	FSEL	$F_{out} = F_{in}/2^{(N+1)}$		
		F _{in} is the input clock frequency.		
		F _{out} is the frequency of divider output clock.		
		N is the 4-bit value of FSEL[3:0].		

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 214 -



5.4 USB Device Controller (USB)

5.4.1 Overview

There is one set of USB 2.0 full-speed device controller and transceiver in this device. It is compliant with USB 2.0 full-speed device specification and support control/bulk/interrupt/ isochronous transfer types.

In this device controller, there are two main interfaces: the APB bus and USB bus which comes from the USB PHY transceiver. For the APB bus, the CPU can program control registers through it. There are 512 bytes internal SRAM as data buffer in this controller. For IN or OUT transfer, it is necessary to write data to SRAM or read data from SRAM through the APB interface or SIE. Users need to set the effective starting address of SRAM for each endpoint buffer through "buffer segmentation register (BUFSEGx)".

This device controller contains 6 configurable endpoints. Each endpoint can be configured as IN, OUT, or SETUP packet type. The function address of the device and endpoint number in each endpoint shall be configured properly in advance for receive or transmit a data packet. The transmit/receive length in each endpoint is defined in maximum payload register (MXPLDx) and the handshakes between Host and Device are handled in it.

There are four different interrupt events in this controller. They are the wake up function, device plug-in or plug-out event, USB events, like IN ACK, OUT ACK etc, and BUS events, like suspend and resume, etc. Any event will cause an interrupt, and users just need to check the related event flags in interrupt event status register (USB_INTSTS) to acknowledge what kind of interrupt occurring, and then check the related USB Endpoint Status Register (USB_EPSTS) to acknowledge what kind of event occurring in this endpoint.

A software-disable function is also support for this USB controller. It is used to simulate the disconnection of this device from the host. If user enables DRVSE0 bit (USB_DRVSE0), the USB controller will force the output of USB_DP and USB_DM to level low and its function is disabled. After disable the DRVSE0 bit, host will enumerate the USB device again.

Reference: Universal Serial Bus Specification Revision 1.1

5.4.2 Features

This Universal Serial Bus (USB) performs a serial interface with a single connector type for attaching all USB peripherals to the host system. Following is the feature listing of this USB.

- Compliant with USB 2.0 Full-Speed specification
- Provide 1 interrupt vector with 4 different interrupt events (WAKEUP, FLDET, USB and BUS)
- Support Control/Bulk/Interrupt/Isochronous transfer type
- Support suspend function when no bus activity existing for 3 ms
- Provide 6 endpoints for configurable Control/Bulk/Interrupt/Isochronous transfer types and maximum 512 bytes buffer size
- Provide remote wakeup capability

5.4.3 Block Diagram




Figure 5-9 USB Block Diagram



5.4.4 Function Description

5.4.4.1 SIE (Serial Interface Engine)

The SIE is the front-end of the device controller and handles most of the USB packet protocol. The SIE typically comprehends signaling up to the transaction level. The functions that it handles could include:

- Packet recognition, transaction sequencing
- SOP, EOP, RESET, RESUME signal detection/generation
- Clock/Data separation
- NRZI Data encoding/decoding and bit-stuffing
- CRC generation and checking (for Token and Data)
- Packet ID (PID) generation and checking/ decoding
- Serial-Parallel/ Parallel-Serial conversion

5.4.4.2 Endpoint Control

There are 6 endpoints in this controller. Each of the endpoint can be configured as Control, Bulk, Interrupt, or Isochronous transfer type. All the operations including Control, Bulk, Interrupt and Isochronous transfer are implemented in this block. It is also used to manage the data sequential synchronization, endpoint state control, current endpoint start address, current transaction status, and data buffer status in each endpoint.

5.4.4.3 Digital Phase Lock Loop

The bit rate of USB data is 12 MHz. The DPLL use the 48 MHz which comes from the clock controller to lock the input data RXDP and RXDM. The 12 MHz bit rate clock is also converted from DPLL.

5.4.4.4 Floating De-bounce

A USB device may be plug-in or plug-out from the USB host. In order to monitor the state of a USB device when it is detached from the USB host, the device controller provides hardware debounce for USB floating detect interrupt to avoid bounce problems on USB plug-in or unplug. Floating detect interrupt appears about 10 ms later than USB plug-in or plug-out. A user can acknowledge USB plug-in/plug-out by reading register "USB_FLDET". The flag in "FLDET" represents the current state on the bus without de-bounce. If the FLDET is 1, it means the controller has plug-in the USB. If the user polling this flag to check USB state, he/she must add software de-bounce if necessary.

Publication Release Date: Oct 22, 2010 Revision V1.06

- 217 -

5.4.4.5 Interrupt

This USB provides 1 interrupt vector with 4 interrupt events (WAKEUP, FLDET, USB and BUS). The WAKEUP event is used to wake up the system clock when the power down mode is enabled. (The power mode function is defined in system power down control register, PWRCON). The FLDET event is used for USB plug-in or unplug. The USB event notifies users of some USB requests, like IN ACK, OUT ACK etc., and the BUS event notifies users of some bus events, like suspend, resume, etc. User must set related bits in the interrupt enable register (USB_INTEN) of USB Device Controller to enable USB interrupts.

Wakeup interrupt is only present when the chip entered power down mode and then wakeup event had happened. After the chip enters power down mode, any change on USB_DP, USB_DM and floating detect pin can wake up this chip (provided that USB wakeup function is enabled). If this change is not intentionally, for example, a noise on floating detect pin, no interrupt but wakeup interrupt will occur. After USB wakeup, this interrupt will occur when no other USB interrupt events are present for more than 20ms. The following figure is the control flow of wakeup interrupt.




Figure 5-10 Wakeup Interrupt Operation Flow

USB interrupt is used to notify users of any USB event on the bus, and a user can read EPSTS (USB_EPSTS[25:8]) and EPEVT5~0 (USB_INTSTS[21:16]) to know what kind of request is to which endpoint and take necessary responses.

Same as USB interrupt, BUS interrupt notifies users of some bus events, like USB reset, suspend, time-out, and resume. A user can read USB_ATTR to acknowledge bus events.

5.4.4.6 Power Saving

USB turns off PHY transceiver automatically to save power while this chip enters power down



mode. Furthermore, a user can write 0 into USB_ATTR[4] to turn off PHY under special circumstances like suspend to save power.

5.4.4.7 Buffer Control

There is 512 bytes SRAM in the controller and the 6 endpoints share this buffer. The user shall configure each endpoint's effective starting address in the buffer segmentation register before the USB function active. The BUFFER CONTROL block is used to control each endpoint's effective starting address and its SRAM size is defined in the MXPLD register.

Figure 5-11 depicts the starting address for each endpoint according the content of BUFSEG and MXPLD registers. If the BUFSEG0 is programmed as 0x08h and MXPLD0 is set as 0x40h, the SRAM size of endpoint 0 is start from USB_BA + 0x108h and end in USB_BA + 0x148h. (Note: the USB SRAM base is USB_BA + 0x100h).




Figure 5-11 Endpoint SRAM Structure

5.4.4.8 Handling Transactions with USB Device Peripheral

User can use interrupt or polling USB_INTSTS to monitor the USB Transactions, when transactions occur, USB_INTSTS will be set by hardware and send an interrupt request to CPU (if related interrupt enabled), or user can polling USB_INTSTS to get these events without interrupt. The following is the control flow with interrupt enable.

When USB host has requested data from device controller, users need to prepare related data into the specified endpoint buffer in advance. After buffering the required data, users need to write the actual data length in the specified MAXPLD register. Once this register is written, the internal signal "In_Rdy" will be asserted and the buffering data will be transmitted immediately after receiving associated IN token from Host. Note that after transferring the specified data, the signal "In_Rdy" will de-assert automatically by hardware.




Figure 5-12 Setup Transaction followed by Data in Transaction

Alternatively, when USB host wants to transmit data to the OUT endpoint in the device controller, hardware will buffer these data to the specified endpoint buffer. After this transaction is completed, hardware will record the data length in related MAXPLD register and de-assert the signal "Out_Rdy". This will avoid hardware accepting next transaction until users move out current data in the related endpoint buffer. Once users have processed this transaction, the related register "MAXPLD" needs to be written by firmware to assert the signal "Out_Rdy" again to accept next transaction.




Figure 5-13 Data Out Transfer

- 220 -



5.4.5 Register and Memory Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
USB_BA = 0x40	06_0000			
USB_INTEN	USB_BA+0x000	R/W	USB Interrupt Enable Register	0x0000_0000
USB_INTSTS	USB_BA+0x004	R/W	USB Interrupt Event Status Register	0x0000_0000
USB_FADDR	USB_BA+0x008	R/W	USB Device Function Address Register	0x0000_0000
USB_EPSTS	USB_BA+0x00C	R	USB Endpoint Status Register	0x0000_00x0
USB_ATTR	USB_BA+0x010	R/W	USB Bus Status and Attribution Register	0x0000_0040
USB_FLDET	USB_BA+0x014	R	USB Floating Detected Register	0x0000_0000
USB_BUFSEG	USB_BA+0x018	R/W	Setup Token Buffer Segmentation Register	0x0000_0000
USB_BUFSEG0	USB_BA+0x020	R/W	Endpoint 0 Buffer Segmentation Register	0x0000_0000
USB_MXPLD0	USB_BA+0x024	R/W	Endpoint 0 Maximal Payload Register	0x0000_0000
USB_CFG0	USB_BA+0x028	R/W	Endpoint 0 Configuration Register	0x0000_0000
USB_CFGP0	USB_BA+0x02C	R/W	Endpoint 0 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_BUFSEG1	USB_BA+0x030	R/W	Endpoint 1 Buffer Segmentation Register	0x0000_0000
USB_MXPLD1	USB_BA+0x034	R/W	Endpoint 1 Maximal Payload Register	0x0000_0000
USB_CFG1	USB_BA+0x038	R/W	Endpoint 1 Configuration Register	0x0000_0000
USB_CFGP1	USB_BA+0x03C	R/W	Endpoint 1 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_BUFSEG2	USB_BA+0x040	R/W	Endpoint 2 Buffer Segmentation Register	0x0000_0000
USB_MXPLD2	USB_BA+0x044	R/W	Endpoint 2 Maximal Payload Register	0x0000_0000
USB_CFG2	USB_BA+0x048	R/W	Endpoint 2 Configuration Register	0x0000_0000
USB_CFGP2	USB_BA+0x04C	R/W	Endpoint 2 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_BUFSEG3	USB_BA+0x050	R/W	Endpoint 3 Buffer Segmentation Register	0x0000_0000
USB_MXPLD3	USB_BA+0x054	R/W	Endpoint 3 Maximal Payload Register	0x0000_0000
USB_CFG3	USB_BA+0x058	R/W	Endpoint 3 Configuration Register	0x0000_0000
USB_CFGP3	USB_BA+0x05C	R/W	Endpoint 3 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_BUFSEG4	USB_BA+0x060	R/W	Endpoint 4 Buffer Segmentation Register	0x0000_0000
USB_MXPLD4	USB_BA+0x064	R/W	Endpoint 4 Maximal Payload Register	0x0000_0000



USB_CFG4	USB_BA+0x068	R/W	Endpoint 4 Configuration Register	0x0000_0000
USB_CFGP4	USB_BA+0x06C	R/W	Endpoint 4 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_BUFSEG5	USB_BA+0x070	R/W	Endpoint 5 Buffer Segmentation Register	0x0000_0000
USB_MXPLD5	USB_BA+0x074	R/W	Endpoint 5 Maximal Payload Register	0x0000_0000
USB_CFG5	USB_BA+0x078	R/W	Endpoint 5 Configuration Register	0x0000_0000
USB_CFGP5	USB_BA+0x07C	R/W	Endpoint 5 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_DRVSE0	USB_BA+0x090	R/W	USB Drive SE0 Control Register	0x0000_0001

Memory Type	Address	Size	Description
USB_BA = 0x40	06_0000		
SRAM	~		The SRAM is used for the entire endpoints buffer. Refer to section 5.4.4.7 for the endpoint SRAM structure and its description.

- 222 -



5.4.6 Register Description

USB Interrupt Enable Register (USB_INTEN)

Register	Offset	R/W	Description	Reset Value
USB_INTEN	USB_BA+0x000	R/W	USB Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
INNAK_EN	INNAK_EN Reserved							
7	6	5	4	3	2	1	0	
	Reserved				FLDET_IE	USB_IE	BUS_IE	

Bits	Descriptions					
[31:16]	Reserved	Reserved				
		Active NAK Function and its Status in IN Token				
[15]	INNAK_EN	1 = The NAK status is updated into the endpoint status register, USB_EPSTS, when it is set to 1 and there is NAK response in IN token. It also enable the interrupt event when the device responds NAK after receiving IN token				
		0 = The NAK status doesn't be updated into the endpoint status register when it was set to 0. It also disable the interrupt event when device responds NAK after receiving IN token				
[14:9]	Reserved	Reserved				
		Wake Up Function Enable				
[8]	WAKEUP_EN	1 = Enable USB wakeup function				
		0 = Disable USB wakeup function				
[7:4]	Reserved	Reserved				
		USB Wake Up Interrupt Enable				
[3]	WAKEUP_IE	1 = Enable Wakeup Interrupt				
		0 = Disable Wakeup Interrupt				
		Floating Detected Interrupt Enable				
[2]	FLDET_IE	1 = Enable Floating detect Interrupt				
		0 = Disable Floating detect Interrupt				
		USB Event Interrupt Enable				
[1]	USB_IE	1 = Enable USB event interrupt				
		0 = Disable USB event interrupt				



		Bus Event Interrupt Enable
[0]	BUS_IE	1 = Enable BUS event interrupt
		0 = Disable BUS event interrupt

Publication Release Date: Dec. 22, 2010

- 224 - Revision V1.06



USB Interrupt Event Status Register (USB_INTSTS)

This register is USB Interrupt Event Status register; clear by read USB_EPSTS, USB_ATTR or USB_FLDET or by write '1' to the corresponding bit.

Register	Offset	R/W	Description	Reset Value
USB_INTSTS	USB_BA+0x004	R/W	USB Interrupt Event Status Register	0x0000_0000

31	30	29	28	27	26	25	24
SETUP		Reserved					
23	22	21	20	19	18	17	16
Rese	erved	EPEVT5	EPEVT4	EPEVT3	EPEVT2	EPEVT1	EPEVT0
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
Reserved				WAKEUP_ST S	FLDET_STS	USB_STS	BUS_STS

Bits	Descriptions	
		Setup Event Status
[31]	SETUP	1 = Setup event occurred, cleared by write 1 to USB_INTSTS[31]
		0 = No Setup event
[30:22]	Reserved	Reserved
		Endpoint 5's USB Event Status
[21]	EPEVT5	1 = USB event occurred on Endpoint 5, check USB_EPSTS[25:23] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[21] or USB_INTSTS[1]
		0 = No event occurred in endpoint 5
		Endpoint 4's USB Event Status
[20]	EPEVT4	1 = USB event occurred on Endpoint 4, check USB_EPSTS[22:20] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[20] or USB_INTSTS[1]
		0 = No event occurred in endpoint 4
		Endpoint 3's USB Event Status
[19]	EPEVT3	1 = USB event occurred on Endpoint 3, check USB_EPSTS[19:17] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[19] or USB_INTSTS[1]
		0 = No event occurred in endpoint 3
		Endpoint 2's USB Event Status
[18]	EPEVT2	1 = USB event occurred on Endpoint 2, check USB_EPSTS[16:14] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[18] or USB_INTSTS[1]
		0 = No event occurred in endpoint 2



		Endpoint 1's USB Event Status		
[17]	EPEVT1	1 = USB event occurred on Endpoint 1, check USB_EPSTS[13:11] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[17] or USB_INTSTS[1]		
		0 = No event occurred in endpoint 1		
		Endpoint 0's USB Event Status		
[16]	EPEVT0	1 = USB event occurred on Endpoint 0, check USB_EPSTS[10:8] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[16] or USB_INTSTS[1]		
		0 = No event occurred in endpoint 0		
[15:4]	Reserved	Reserved		
		Wakeup Interrupt Status		
[3]	WAKEUP_STS	1 = Wakeup event occurred, cleared by write 1 to USB_INTSTS[3]		
		0 = No Wakeup event is occurred		
		Floating Detected Interrupt Status		
[2]	FLDET_STS	1 = There is attached/detached event in the USB bus and it is cleared by write 1 to USB_INTSTS[2].		
		0 = There is not attached/detached event in the USB		
		USB event Interrupt Status		
		The USB event includes the Setup Token, IN Token, OUT ACK, ISO IN, or ISO OUT events in the bus.		
[1]	USB_STS	1 = USB event occurred, check EPSTS0~5[2:0] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[1] or EPSTS0~5 and SETUP (USB_INTSTS[31])		
		0 = No any USB event is occurred		
		BUS Interrupt Status		
ro.	BUS_STS	The BUS event means that there is one of the suspense or the resume function in the bus.		
[0]	BU3_313	1 = Bus event occurred; check USB_ATTR[3:0] to know which kind of bus event was occurred, cleared by write 1 to USB_INTSTS[0].		
		0 = No any BUS event is occurred		

- 226 -



USB Device Function Address Register (USB_FADDR)

A seven-bit value uses as the address of a device on the USB BUS.

Register	Offset	R/W	Description	Reset Value
USB_FADDR	USB_BA+0x008	R/W	USB Device Function Address Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved		FADDR							

Bits	Descriptions		
[31:7]	Reserved	Reserved	
[6:0]	FADDR	USB device's Function Address	



USB Endpoint Status Register (USB_EPSTS)

Register	Offset	R/W	Description	Reset Value
USB_EPSTS	USB_BA+0x00C	R	USB Endpoint Status Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						S5[2:1]
23	22	21	20	19	18	17	16
EPSTS5[0]	EPSTS4[2:0]			EPSTS3[2:0]			EPSTS2[2]
15	14	13	12	11	10	9	8
EPSTS	S2[1:0]		EPSTS1[2:0]	EPSTS0[2:0]			
7	6	5	4	3	2	1	0
OVERRUN				Reserved			

Bits	Descriptions	s					
[31:26]	Reserved	Reserved					
		Endpoint 5 Bus Status					
		These bits are used to indicate the current status of this endpoint					
		000 = In ACK					
[25:23]	EPSTS5	001 = In NAK					
[25.25]	EFS133	010 = Out Packet Data0 ACK					
		110 = Out Packet Data1 ACK					
		011 = Setup ACK					
		111 = Isochronous transfer end					
		Endpoint 4 Bus Status					
		These bits are used to indicate the current status of this endpoint					
		000 = In ACK					
[22:20]	EPSTS4	001 = In NAK					
[22.20]	EF3134	010 = Out Packet Data0 ACK					
		110 = Out Packet Data1 ACK					
		011 = Setup ACK					
		111 = Isochronous transfer end					
		Endpoint 3 Bus Status					
		These bits are used to indicate the current status of this endpoint					
		000 = In ACK					
[19:17]	EPSTS3	001 = In NAK					
		010 = Out Packet Data0 ACK					
		110 = Out Packet Data1 ACK					
		011 = Setup ACK					

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 228 -



		111 = Isochronous transfer end
		Endpoint 2 Bus Status
		These bits are used to indicate the current status of this endpoint
		000 = In ACK
		001 = In NAK
[16:14]	EPSTS2	010 = Out Packet Data0 ACK
		110 = Out Packet Data1 ACK
		011 = Setup ACK
		111 = Isochronous transfer end
		Endpoint 1 Bus Status
		These bits are used to indicate the current status of this endpoint
		000 = In ACK
		001 = In NAK
[13:11]	EPSTS1	010 = Out Packet Data0 ACK
		110 = Out Packet Data1 ACK
		011 = Setup ACK
		111 = Isochronous transfer end
		Endpoint 0 Bus Status
		These bits are used to indicate the current status of this endpoint
		000 = In ACK
[10:8]	EPSTS0	001 = In NAK
[10.0]	LF3130	010 = Out Packet Data0 ACK
		110 = Out Packet Data1 ACK
		011 = Setup ACK
		111 = Isochronous transfer end
		Overrun
		It indicates that the received data is over the maximum payload number or not.
[7]	OVERRUN	1 = It indicates that the Out Data more than the Max Payload in MXPLD register or the Setup Data more than 8 Bytes
		0 = No overrun
[6:0]	Reserved	Reserved



USB Bus Status and Attribution Register (USB_ATTR)

Register	Offset	R/W	Description	Reset Value
USB_ATTR	USB_BA+0x010	R/W	USB Bus Status and Attribution Register	0x0000_0040

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
		Reserved			BYTEM	PWRDN	DPPU_EN			
7	6	5	3	2	1	0				
USB_EN	Reserved	RWAKEUP	PHY_EN	TIMEOUT	RESUME	SUSPEND	USBRST			

Descriptions				
Reserved	Reserved			
	CPU access USB SRAM Size Mode Select			
BYTEM	1 = Byte Mode: The size of the transfer from CPU to USB SRAM can be Byte only.			
	0 = Word Mode: The size of the transfer from CPU to USB SRAM can be Word only.			
	Power down PHY Transceiver, low active			
PWRDN	1 = Turn-on related circuit of PHY transceiver			
	0 = power-down related circuit of PHY transceiver			
	Pull-up resistor on USB_DP enable			
DPPU_EN	1 = The pull-up resistor in USB_DP bus active			
	0 = Disable the pull-up resistor in USB_DP bus			
	USB Controller Enable			
USB_EN	1 = Enable USB Controller			
	0 = Disable USB Controller			
Reserved	Reserved			
	Remote Wake Up			
RWAKEUP	1 = Force USB bus to K (USB_DP low, USB_DM: high) state, used for remote wake- up			
	0 = Release the USB bus from K state			
	PHY Transceiver Function Enable			
PHY_EN	1 = Enable PHY transceiver function			
	0 = Disable PHY transceiver function			
TIMEOUT	Time Out Status			
TIMEOUT	1 = Bus no any response more than 18 bits time			
	Reserved BYTEM PWRDN DPPU_EN USB_EN Reserved RWAKEUP			

- 230 -

nuvoton

		0 = No time out It is a read only bit.
[2]	RESUME	Resume Status 1 = Resume from suspend 0 = No bus resume It is a read only bit.
[1]	SUSPEND	Suspend Status 1 = Bus idle more than 3ms, either cable is plugged off or host is sleeping 0 = Bus no suspend It is a read only bit.
[0]	USBRST	USB Reset Status 1 = Bus reset when SE0 (single-ended 0) more than 2.5us 0 = Bus no reset It is a read only bit.



Floating detection Register (USB_FLDET)

Register	Offset	R/W	Description	Reset Value
USB_FLDET	USB_BA+0x014	R	USB Floating Detected Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved					
7	7 6 5 4 3 2 1								
Reserved							FLDET		

Bits	Descriptions	scriptions				
[31:1]	Reserved	erved Reserved				
		Device Floating Detected				
[0]	FLDET	1 = When the controller is attached into the BUS, this bit will be set as 1				
		0 = The controller didn't attached into the USB host				

- 232 -



Buffer Segmentation Register (USB_BUFSEG)

For Setup token only.

Register	Offset	R/W	Description	Reset Value
USB_BUFSEG	USB_BA+0x018	R/W	Setup Token Buffer segmentation Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			Reserved				BUFSEG[8]		
7	6	5	4	3	2	1	0		
BUFSEG[7:3]						Reserved			

Bits	Descriptions	
[31:9]	Reserved	Reserved
		It is used to indicate the offset address for the Setup token with the USB SRAM starting address. The effective starting address is
[8:3]		USB_SRAM address + { BUFSEG[8:3], 3'b000}
		Where the USB_SRAM address = USB_BA + 0x100h.
		Note: It is used for Setup token only.
[2:0]	Reserved	Reserved



Buffer Segmentation Register (BUFSEGx) x = 0~5

Register	Offset	R/W	Description	Reset Value
USB_BUFSEG0	USB_BA+0x020	R/W	Endpoint 0 Buffer Segmentation Register	0x0000_0000
USB_BUFSEG1	USB_BA+0x030	R/W	Endpoint 1 Buffer Segmentation Register	0x0000_0000
USB_BUFSEG2	USB_BA+0x040	R/W	Endpoint 2 Buffer Segmentation Register	0x0000_0000
USB_BUFSEG3	USB_BA+0x050	R/W	Endpoint 3 Buffer Segmentation Register	0x0000_0000
USB_BUFSEG4	USB_BA+0x060	R/W	Endpoint 4 Buffer Segmentation Register	0x0000_0000
USB_BUFSEG5	USB_BA+0x070	R/W	Endpoint 5 Buffer Segmentation Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Reserved				BUFSEG[8]x		
7	6	5	4	3	2	1	0		
BUFSEG[7:3]x						Reserved	•		

Bits	Descriptions	
[31:9]	Reserved	Reserved
		It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is
[8:3]	BUFSEGx	USB_SRAM address + { BUFSEG[8:3], 3'b000}
		Where the USB_SRAM address = USB_BA + 0x100h.
		Refer to section 5.4.4.7 for the endpoint SRAM structure and its description.
[2:0]	Reserved	Reserved

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 234 -



Maximal Payload Register (USB_MXPLDx) x = 0~5

Register	Offset	R/W	Description	Reset Value
USB_MXPLD0	USB_BA+0x024	R/W	Endpoint 0 Maximal Payload Register	0x0000_0000
USB MXPLD1	USB_BA+0x034	R/W	Endpoint 1 Maximal Payload Register	0x0000_0000
USB MXPLD2	USB_BA+0x044	R/W	Endpoint 2 Maximal Payload Register	0x0000_0000
USB MXPLD3	USB_BA+0x054	R/W	Endpoint 3 Maximal Payload Register	0x0000_0000
USB MXPLD4	USB_BA+0x064	R/W	Endpoint 4 Maximal Payload Register	0x0000_0000
USB MXPLD5	USB_BA+0x074	R/W	Endpoint 5 Maximal Payload Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved							MXPLD[8]		
7	6	5	4	3	2	1	0		
MXPLD[7:0]									

Bits	Descriptions	
[31:9]	Reserved	Reserved
		Maximal Payload
		It is used to define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token). It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.
		(1). When the register is written by CPU,
		For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready.
[8:0]	MXPLD	For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.
		(2). When the register is read by CPU,
		For IN token, the value of MXPLD is indicated the data length be transmitted to host
		For OUT token, the value of MXPLD is indicated the actual data length receiving from host.
		Note that once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.

Configuration Register (USB_CFGx) x = 0~5

Register	Offset	R/W	Description	Reset Value



USB_CFG0	USB_BA+0x028	R/W	Endpoint 0's Configuration Register	0x0000_0000
USB CFG1	USB_BA+0x038	R/W	Endpoint 1's Configuration Register	0x0000_0000
USB CFG2	USB_BA+0x048	R/W	Endpoint 2's Configuration Register	0x0000_0000
USB CFG3	USB_BA+0x058	R/W	Endpoint 3's Configuration Register	0x0000_0000
USB CFG4	USB_BA+0x068	R/W	Endpoint 4's Configuration Register	0x0000_0000
USB CFG5	USB_BA+0x078	R/W	Endpoint 5's Configuration Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
Reserved						CSTALL	Reserved			
7	6	5	4	3	2	1	0			
DSQ_SYNC	STATE ISOCH				EP_	NUM				

Bits	Descriptions				
[31:10]	Reserved	Reserved			
[9]	CSTALL	Clear STALL Response 1 = Clear the device to response STALL handshake in setup stage 0 = Disable the device to clear the STALL handshake in setup stage			
[8]	Reserved	Reserved			
[7]	DSQ_SYNC	Data Sequence Synchronization 1 = DATA1 PID 0 = DATA0 PID It is used to specify the DATA0 or DATA1 PID in the following IN token transaction. H/W will toggle automatically in IN token base on the bit.			
[6:5]	STATE	Endpoint STATE 00 = Endpoint is disabled 01 = Out endpoint 10 = IN endpoint 11 = Undefined			
[4]	ISOCH	Isochronous Endpoint This bit is used to set the endpoint as Isochronous endpoint, no handshake. 1 = Isochronous endpoint 0 = No Isochronous endpoint			

- 236 -



[2.0]	EP NUM	Endpoint Number	
[5.0	[3:0]		These bits are used to define the endpoint number of the current endpoint



Extra Configuration Register (USB_CFGPx) x = 0~5

Register	Offset	R/W	Description	Reset Value
USB_CFGP0	USB_BA+0x02C	R/W	Endpoint 0 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_CFGP1	USB_BA+0x03C	R/W	Endpoint 1 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_CFGP2	USB_BA+0x04C	R/W	Endpoint 2 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_CFGP3	USB_BA+0x05C	R/W	Endpoint 3 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_CFGP4	USB_BA+0x06C	R/W	Endpoint 4 Set Stall and Clear In/Out Ready Control Register	0x0000_0000
USB_CFGP5	USB_BA+0x07C	R/W	Endpoint 5 Set Stall and Clear In/Out Ready Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved						SSTALL	CLRRDY			

Bits	Descriptions	
[31:2]	Reserved	Reserved
[1]	SSTALL	Set STALL 1 = Set the device to respond STALL automatically 0 = Disable the device to response STALL
[0]	CLRRDY	Clear Ready When the MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data. If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it is auto clear to 0. For IN token, write '1' is used to clear the IN token had ready to transmit the data to USB. For OUT token, write '1' is used to clear the OUT token had ready to receive the data from USB. This bit is write 1 only and it is always 0 when it was read back.

- 238 -

nuvoton

USB Drive SE0 Register (USB_DRVSE0)

Register	Offset	R/W	Description	Reset Value
USB_DRVSE0	USB_BA+0x090	R/W	Force USB PHY to drive SE0	0x0000_0001

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
	Reserved								

Bits	Descriptions	escriptions				
[31:1]	Reserved	Reserved				
		Drive Single Ended Zero in USB Bus				
[0]	DRVSE0	The Single Ended Zero (SE0) is when both lines (USB_DP and USB_DM) are being pulled low.				
		1 = Force USB PHY transceiver to drive SE0				
		0 = None				



5.5 General Purpose I/O

5.5.1 Overview

NuMicro™ NUC100 Series Medium Density has up to 80 General Purpose I/O pins can be shared with other function pins; it depends on the chip configuration. These 80 pins are arranged in 5 ports named with GPIOA, GPIOB, GPIOC, GPIOD and GPIOE. Each port equips maximum 16 pins. Each one of the 80 pins is independent and has the corresponding register bits to control the pin mode function and data.

NuMicro™ NUC100 Series Low Density has up to 65 General Purpose I/O pins can be shared with other function pins; it depends on the chip configuration and package. These 65 pins are arranged in 4 ports named with GPIOA, GPIOB, GPIOC and GPIOD with each port equips maximum 16 pins and another port named GPIOE with 1 pins PE.5.

The I/O type of each of I/O pins can be configured by software individually as input, output, open-drain or quasi-bidirectional mode. After reset, the I/O type of all pins stay in quasi-bidirectional mode and port data register GPIOx_DOUT[15:0] resets to 0x0000_FFFF. Each I/O pin equips a very weakly individual pull-up resistor which is about $110K\Omega \sim 300K\Omega$ for V_{DD} is from 5.0V to 2.5V.

5.5.2 Features

- Four I/O modes:
 - Quasi bi-direction
 - Push-Pull output
 - Open-Drain output
 - ◆ Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 240 -

5.5.3 Function Description

5.5.3.1 Input Mode Explanation

Set GPIOx_PMD (PMDn[1:0]) to 00b the GPIOx port [n] pin is in Input mode and the I/O pin is in tri-state (high impedance) without output drive capability. The GPIOx_PIN value reflects the status of the corresponding port pins.

5.5.3.2 Output Mode Explanation

Set GPIOx_PMD (PMDn[1:0]) to 01b the GPIOx port [n] pin is in Output mode and the I/O pin supports digital output function with source/sink current capability. The bit value in the corresponding bit [n] of GPIOx_DOUT is driven on the pin.




Figure 5-14 Push-Pull Output

5.5.3.3 Open-Drain Mode Explanation

Set GPIOx_PMD (PMDn[1:0]) to 10b the GPIOx port [n] pin is in Open-Drain mode and the digital output function of I/O pin supports only sink current capability, an additional pull-up register is needed for driving high state. If the bit value in the corresponding bit [n] of GPIOx_DOUT is 0, the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of GPIOx_DOUT is 1, the pin output drives high that is controlled by external pull high resistor.




Figure 5-15 Open-Drain Output

5.5.3.4 Quasi-bidirectional Mode Explanation

Set GPIOx_PMD (PMDn[1:0]) to 11b the GPIOx port [n] pin is in Quasi-bidirectional mode and the I/O pin supports digital output and input function at the same time but the source current is only up to hundreds uA. Before the digital input function is performed the corresponding bit in GPIOx_DOUT must be set to 1. The quasi-bidirectional output is common on the 80C51 and most of its derivatives. If the bit value in the corresponding bit [n] of GPIOx_DOUT is 0, the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of GPIOx_DOUT is 1, the pin will check the pin value. If pin value is high, no action takes. If pin state is low, then pin will drive strong high with 2 clock cycles on the pin and then disable the strong output drive and then the pin status is control by internal pull-up resistor. Note that the source current capability in quasi-bidirectional mode is only about 200uA to 30uA for VDD is form 5.0V to 2.5V.




Figure 5-16 Quasi-bidirectional I/O Mode



5.5.4 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
GP_BA = 0x5000	0_4000			
GPIOA_PMD	GP_BA+0x000	R/W	GPIO Port A Bit Mode Control	0xFFFF_FFFF
GPIOA_OFFD	GP_BA+0x004	R/W	GPIO Port A Bit OFF Digital Enable	0x0000_0000
GPIOA_DOUT	GP_BA+0x008	R/W	GPIO Port A Data Output Value	0x0000_FFFF
GPIOA_DMASK	GP_BA+0x00C	R/W	GPIO Port A Data Output Write Mask	0x0000_0000
GPIOA_PIN	GP_BA+0x010	R	GPIO Port A Pin Value	0x0000_XXXX
GPIOA_DBEN	GP_BA+0x014	R/W	GPIO Port A De-bounce Enable	0x0000_0000
GPIOA_IMD	GP_BA+0x018	R/W	GPIO Port A Interrupt Mode Control	0x0000_0000
GPIOA_IEN	GP_BA+0x01C	R/W	GPIO Port A Interrupt Enable	0x0000_0000
GPIOA_ISRC	GP_BA+0x020	R/W	GPIO Port A Interrupt Source Flag	0xXXXX_XXXX
GPIOB_PMD	GP_BA+0x040	R/W	GPIO Port B Bit Mode Enable	0xFFFF_FFFF
GPIOB_OFFD	GP_BA+0x044	R/W	GPIO Port B Bit OFF Digital Enable	0x0000_0000
GPIOB_DOUT	GP_BA+0x048	R/W	GPIO Port B Data Output Value	0x0000_FFFF
GPIOB_DMASK	GP_BA+0x04C	R/W	GPIO Port B Data Output Write Mask	0x0000_0000
GPIOB_PIN	GP_BA+0x050	R	GPIO Port B Pin Value	0x0000_XXXX
GPIOB_DBEN	GP_BA+0x054	R/W	GPIO Port B De-bounce Enable	0x0000_0000
GPIOB_IMD	GP_BA+0x058	R/W	GPIO Port B Interrupt Mode Control	0x0000_0000
GPIOB_IEN	GP_BA+0x05C	R/W	GPIO Port B Interrupt Enable	0x0000_0000
GPIOB_ISRC	GP_BA+0x060	R/W	GPIO Port B Interrupt Source Flag	0xXXXX_XXXX
GPIOC_PMD	GP_BA+0x080	R/W	GPIO Port C Bit Mode Enable	0xFFFF_FFFF
GPIOC_OFFD	GP_BA+0x084	R/W	GPIO Port C Bit OFF digital Enable	0x0000_0000
GPIOC_DOUT	GP_BA+0x088	R/W	GPIO Port C Data Output Value	0x0000_FFFF
GPIOC_DMASK	GP_BA+0x08C	R/W	GPIO Port C Data Output Write Mask	0x0000_0000
GPIOC_PIN	GP_BA+0x090	R	GPIO Port C Pin Value	0x0000_XXXX
GPIOC_DBEN	GP_BA+0x094	R/W	GPIO Port C De-bounce Enable	0x0000_0000
GPIOC_IMD	GP_BA+0x098	R/W	GPIO Port C Interrupt Mode Control	0x0000_0000
GPIOC_IEN	GP_BA+0x09C	R/W	GPIO Port C Interrupt Enable	0x0000_0000



CDIOC ISDC	CD BA+0v0A0	R/W	CDIO Dort C Interrupt Source Flor	0,,,,,,,
GPIOC_ISRC	GP_BA+0x0A0		GPIO Port C Interrupt Source Flag	0xXXXX_XXXX
GPIOD_PMD	GP_BA+0x0C0	R/W	GPIO Port D Bit Mode Enable	0xFFFF_FFFF
GPIOD_OFFD	GP_BA+0x0C4	R/W	GPIO Port D Bit OFF Digital Enable	0x0000_0000
GPIOD_DOUT	GP_BA+0x0C8	R/W	GPIO Port D Data Output Value	0x0000_FFFF
GPIOD_DMASK	GP_BA+0x0CC	R/W	GPIO Port D Data Output Write Mask	0x0000_0000
GPIOD_PIN	GP_BA+0x0D0	R	GPIO Port D Pin Value	0x0000_XXXX
GPIOD_DBEN	GP_BA+0x0D4	R/W	GPIO Port D De-bounce Enable	0x0000_0000
GPIOD_IMD	GP_BA+0x0D8	R/W	GPIO Port D Interrupt Mode Control	0x0000_0000
GPIOD_IEN	GP_BA+0x0DC	R/W	GPIO Port D Interrupt Enable	0x0000_0000
GPIOD_ISRC	GP_BA+0x0E0	R/W	GPIO Port D Interrupt Source Flag	0xXXXX_XXXX
GPIOE_PMD	GP_BA+0x100	R/W	GPIO Port E Bit Mode Enable	0xFFFF_FFFF
GPIOE_OFFD	GP_BA+0x104	R/W	GPIO Port E Bit OFF Digital Enable	0x0000_0000
GPIOE_DOUT	GP_BA+0x108	R/W	GPIO Port E Data Output Value	0x0000_FFFF
GPIOE_DMASK	GP_BA+0x10C	R/W	GPIO Port E Data Output Write Mask	0x0000_0000
GPIOE_PIN	GP_BA+0x110	R	GPIO Port E Pin Value	0x0000_XXXX
GPIOE_DBEN	GP_BA+0x114	R/W	GPIO Port E De-bounce Enable	0x0000_0000
GPIOE_IMD	GP_BA+0x118	R/W	GPIO Port E Interrupt Mode Control	0x0000_0000
GPIOE_IEN	GP_BA+0x11C	R/W	GPIO Port E Interrupt Enable	0x0000_0000
GPIOE_ISRC	GP_BA+0x120	R/W	GPIO Port E Interrupt Source Flag	0xXXXX_XXXX
DBNCECON	GP_BA+0x180	R/W	De-bounce Cycle Control	0x0000_0020
GPIOA0_DOUT	GP_BA+0x200	R/W	GPIO Port A.0 Data Output Value (Low Density Only)	0x0000_0001
GPIOA1_DOUT	GP_BA+0x204	R/W	GPIO Port A.1 Data Output Value (Low Density Only)	0x0000_0001
GPIOA2_DOUT	GP_BA+0x208	R/W	GPIO Port A.2 Data Output Value (Low Density Only)	0x0000_0001
GPIOA3_DOUT	GP_BA+0x20C	R/W	GPIO Port A.3 Data Output Value (Low Density Only)	0x0000_0001
GPIOA4_DOUT	GP_BA+0x210	R/W	GPIO Port A.4 Data Output Value (Low Density Only)	0x0000_0001
GPIOA5_DOUT	GP_BA+0x214	R/W	GPIO Port A.5 Data Output Value (Low Density Only)	0x0000_0001
GPIOA6_DOUT	GP_BA+0x218	R/W	GPIO Port A.6 Data Output Value (Low Density Only)	0x0000_0001
GPIOA7_DOUT	GP_BA+0x21C	R/W	GPIO Port A.7 Data Output Value (Low Density Only)	0x0000_0001
GPIOA8_DOUT	GP_BA+0x220	R/W	GPIO Port A.8 Data Output Value (Low Density Only)	0x0000_0001
GPIOA9_DOUT	GP_BA+0x224	R/W	GPIO Port A.9 Data Output Value (Low Density Only)	0x0000_0001
GPIOA10_DOUT	GP_BA+0x228	R/W	GPIO Port A.10 Data Output Value (Low Density Only)	0x0000_0001

- 244 -



GPIOA11_DOUT	GP_BA+0x22C	R/W	GPIO Port A.11 Data Output Value (Low Density Only)	0x0000_0001
GPIOA12_DOUT	GP_BA+0x230	R/W	GPIO Port A.12 Data Output Value (Low Density Only)	0x0000_0001
GPIOA13_DOUT	GP_BA+0x234	R/W	GPIO Port A.13 Data Output Value (Low Density Only)	0x0000_0001
GPIOA14_DOUT	GP_BA+0x238	R/W	GPIO Port A.14 Data Output Value (Low Density Only)	0x0000_0001
GPIOA15_DOUT	GP_BA+0x23C	R/W	GPIO Port A.15 Data Output Value (Low Density Only)	0x0000_0001
GPIOB0_DOUT	GP_BA+0x240	R/W	GPIO Port B.0 Data Output Value (Low Density Only)	0x0000_0001
GPIOB1_DOUT	GP_BA+0x244	R/W	GPIO Port B.1 Data Output Value (Low Density Only)	0x0000_0001
GPIOB2_DOUT	GP_BA+0x248	R/W	GPIO Port B.2 Data Output Value (Low Density Only)	0x0000_0001
GPIOB3_DOUT	GP_BA+0x24C	R/W	GPIO Port B.3 Data Output Value (Low Density Only)	0x0000_0001
GPIOB4_DOUT	GP_BA+0x250	R/W	GPIO Port B.4 Data Output Value (Low Density Only)	0x0000_0001
GPIOB5_DOUT	GP_BA+0x254	R/W	GPIO Port B.5 Data Output Value (Low Density Only)	0x0000_0001
GPIOB6_DOUT	GP_BA+0x258	R/W	GPIO Port B.6 Data Output Value (Low Density Only)	0x0000_0001
GPIOB7_DOUT	GP_BA+0x25C	R/W	GPIO Port B.7 Data Output Value (Low Density Only)	0x0000_0001
GPIOB8_DOUT	GP_BA+0x260	R/W	GPIO Port B.8 Data Output Value (Low Density Only)	0x0000_0001
GPIOB9_DOUT	GP_BA+0x264	R/W	GPIO Port B.9 Data Output Value (Low Density Only)	0x0000_0001
GPIOB10_DOUT	GP_BA+0x268	R/W	GPIO Port B.10 Data Output Value (Low Density Only)	0x0000_0001
GPIOB11_DOUT	GP_BA+0x26C	R/W	GPIO Port B.11 Data Output Value (Low Density Only)	0x0000_0001
GPIOB12_DOUT	GP_BA+0x270	R/W	GPIO Port B.12 Data Output Value (Low Density Only)	0x0000_0001
GPIOB13_DOUT	GP_BA+0x274	R/W	GPIO Port B.13 Data Output Value (Low Density Only)	0x0000_0001
GPIOB14_DOUT	GP_BA+0x278	R/W	GPIO Port B.14 Data Output Value (Low Density Only)	0x0000_0001
GPIOB15_DOUT	GP_BA+0x27C	R/W	GPIO Port B.15 Data Output Value (Low Density Only)	0x0000_0001
GPIOC0_DOUT	GP_BA+0x280	R/W	GPIO Port C.0 Data Output Value (Low Density Only)	0x0000_0001
GPIOC1_DOUT	GP_BA+0x284	R/W	GPIO Port C.1 Data Output Value (Low Density Only)	0x0000_0001
GPIOC2_DOUT	GP_BA+0x288	R/W	GPIO Port C.2 Data Output Value (Low Density Only)	0x0000_0001
GPIOC3_DOUT	GP_BA+0x28C	R/W	GPIO Port C.3 Data Output Value (Low Density Only)	0x0000_0001
GPIOC4_DOUT	GP_BA+0x290	R/W	GPIO Port C.4 Data Output Value (Low Density Only)	0x0000_0001
GPIOC5_DOUT	GP_BA+0x294	R/W	GPIO Port C.5 Data Output Value (Low Density Only)	0x0000_0001
GPIOC6_DOUT	GP_BA+0x298	R/W	GPIO Port C.6 Data Output Value (Low Density Only)	0x0000_0001
GPIOC7_DOUT	GP_BA+0x29C	R/W	GPIO Port C.7 Data Output Value (Low Density Only)	0x0000_0001
GPIOC8_DOUT	GP_BA+0x2A0	R/W	GPIO Port C.8 Data Output Value (Low Density Only)	0x0000_0001
GPIOC9_DOUT	GP_BA+0x2A4	R/W	GPIO Port C.9 Data Output Value (Low Density Only)	0x0000_0001

- 245 -

nuvoton

GP_BA+0x2A8	R/W	GPIO Port C.10 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2AC	R/W	GPIO Port C.11 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2B0	R/W	GPIO Port C.12 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2B4	R/W	GPIO Port C.13 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2B8	R/W	GPIO Port C.14 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2BC	R/W	GPIO Port C.15 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2C0	R/W	GPIO Port D.0 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2C4	R/W	GPIO Port D.1 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2C8	R/W	GPIO Port D.2 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2CC	R/W	GPIO Port D.3 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2D0	R/W	GPIO Port D.4 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2D4	R/W	GPIO Port D.5 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2D8	R/W	GPIO Port D.6 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2DC	R/W	GPIO Port D.7 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2E0	R/W	GPIO Port D.8 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2E4	R/W	GPIO Port D.9 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2E8	R/W	GPIO Port D.10 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2EC	R/W	GPIO Port D.11 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2F0	R/W	GPIO Port D.12 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2F4	R/W	GPIO Port D.13 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2F8	R/W	GPIO Port D.14 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x2FC	R/W	GPIO Port D.15 Data Output Value (Low Density Only)	0x0000_0001
GP_BA+0x314	R/W	GPIO Port E.5 Data Output Value (Low Density Only)	0x0000_0001
	GP_BA+0x2AC GP_BA+0x2B0 GP_BA+0x2B4 GP_BA+0x2B8 GP_BA+0x2C0 GP_BA+0x2C4 GP_BA+0x2C4 GP_BA+0x2CC GP_BA+0x2CC GP_BA+0x2D0 GP_BA+0x2D0 GP_BA+0x2D4 GP_BA+0x2D4 GP_BA+0x2D8 GP_BA+0x2D6 GP_BA+0x2DC GP_BA+0x2E0 GP_BA+0x2E0 GP_BA+0x2E0 GP_BA+0x2E4 GP_BA+0x2E4 GP_BA+0x2E8 GP_BA+0x2E8 GP_BA+0x2EC GP_BA+0x2F0 GP_BA+0x2F0 GP_BA+0x2F1 GP_BA+0x2F4 GP_BA+0x2F8 GP_BA+0x2FC	GP_BA+0x2AC R/W GP_BA+0x2B0 R/W GP_BA+0x2B4 R/W GP_BA+0x2B8 R/W GP_BA+0x2BC R/W GP_BA+0x2C0 R/W GP_BA+0x2C4 R/W GP_BA+0x2C4 R/W GP_BA+0x2C8 R/W GP_BA+0x2C0 R/W	GP_BA+0x2AC R/W GPIO Port C.11 Data Output Value (Low Density Only) GP_BA+0x2B0 R/W GPIO Port C.12 Data Output Value (Low Density Only) GP_BA+0x2B4 R/W GPIO Port C.13 Data Output Value (Low Density Only) GP_BA+0x2B8 R/W GPIO Port C.14 Data Output Value (Low Density Only) GP_BA+0x2B8 R/W GPIO Port C.15 Data Output Value (Low Density Only) GP_BA+0x2C0 R/W GPIO Port D.0 Data Output Value (Low Density Only) GP_BA+0x2C4 R/W GPIO Port D.1 Data Output Value (Low Density Only) GP_BA+0x2C8 R/W GPIO Port D.2 Data Output Value (Low Density Only) GP_BA+0x2C8 R/W GPIO Port D.3 Data Output Value (Low Density Only) GP_BA+0x2C0 R/W GPIO Port D.4 Data Output Value (Low Density Only) GP_BA+0x2D0 R/W GPIO Port D.5 Data Output Value (Low Density Only) GP_BA+0x2D4 R/W GPIO Port D.5 Data Output Value (Low Density Only) GP_BA+0x2D8 R/W GPIO Port D.6 Data Output Value (Low Density Only) GP_BA+0x2D0 R/W GPIO Port D.7 Data Output Value (Low Density Only) GP_BA+0x2E0 R/W GPIO Port D.8 Data Output Value (Low Density Only) GP_BA+0x2E0 R/W GPIO Port D.9 Data Output Value (Low Density Only) GP_BA+0x2E6 R/W GPIO Port D.10 Data Output Value (Low Density Only) GP_BA+0x2E7 R/W GPIO Port D.11 Data Output Value (Low Density Only) GP_BA+0x2E7 R/W GPIO Port D.12 Data Output Value (Low Density Only) GP_BA+0x2E7 R/W GPIO Port D.13 Data Output Value (Low Density Only) GP_BA+0x2E7 R/W GPIO Port D.13 Data Output Value (Low Density Only) GP_BA+0x2E7 R/W GPIO Port D.13 Data Output Value (Low Density Only) GP_BA+0x2E7 R/W GPIO Port D.14 Data Output Value (Low Density Only)



5.5.5 Register Description

GPIO Port [A/B/C/D/E] I/O Mode Control (GPIOx_PMD)

Register	Offset	R/W	Description	Reset Value
GPIOA_PMD	GP_BA+0x000	R/W	GPIO Port A Pin I/O Mode Control	0xFFFF_FFFF
GPIOB_PMD	GP_BA+0x040	R/W	GPIO Port B Pin I/O Mode Control	0xFFFF_FFFF
GPIOC_PMD	GP_BA+0x080	R/W	GPIO Port C Pin I/O Mode Control	0xFFFF_FFFF
GPIOD_PMD	GP_BA+0x0C0	R/W	GPIO Port D Pin I/O Mode Control	0xFFFF_FFFF
GPIOE_PMD	GP_BA+0x100	R/W	GPIO Port E Pin I/O Mode Control	0xFFFF_FFFF

31	30	29	28	27	26	25	24
PMD15		PMD14		PMD13		PMD12	
23	22	21	20	19	18	17	16
PM	D11	PMD10		PMD9		PMD8	
15	14	13	12	11	10	9	8
PM	ID7	PMD6		PMD5		PMD4	
7	6	5	4	3	2	1	0
PMD3 PMD2		ID2	PMD1		PMD0		

Bits	Descriptions	Descriptions					
[0a140a] DMDa		GPIOx I/O Pin[n] Mode Control					
	Determine each I/O type of GPIOx pins.						
	PMDn	00 = GPIO port [n] pin is in INPUT mode					
[2n+1:2n]		01 = GPIO port [n] pin is in OUTPUT mode					
		10 = GPIO port [n] pin is in Open-Drain mode					
		11 = GPIO port [n] pin is in Quasi-bidirectional mode					



GPIO Port [A/B/C/D/E] Bit OFF Digital Resistor Enable (GPIOx_OFFD)

Register	Offset	R/W	Description	Reset Value
GPIOA_OFFD	GP_BA+0x004	R/W	GPIO Port A Pin OFF Digital Enable	0x0000_0000
GPIOB_OFFD	GP_BA+0x044	R/W	GPIO Port B Pin OFF Digital Enable	0x0000_0000
GPIOC_OFFD	GP_BA+0x084	R/W	GPIO Port C Pin OFF Digital Enable	0x0000_0000
GPIOD_OFFD	GP_BA+0x0C4	R/W	GPIO Port D Pin OFF Digital Enable	0x0000_0000
GPIOE_OFFD	GP_BA+0x104	R/W	GPIO Port E Pin OFF Digital Enable	0x0000_0000

31	30	29	28	27	26	25	24			
	OFFD									
23	22	21	20	19	18	17	16			
			OF	FD						
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
	Reserved									

Bits	Descriptions	
[16:31]		GPIOx Pin[n] OFF digital input path Enable
	OFFD	Each of these bits is used to control if the input path of corresponding GPIO pin is disabled. If input is analog signal, users can OFF digital input path to avoid creepage
		1 = Disable IO digital input path (digital input tied to low)
		0 = Enable IO digital input path
[0:15]	Reserved	Reserved

- 248 -



GPIO Port [A/B/C/D/E] Data Output Value (GPIOx_DOUT)

Register	Offset	R/W	Description	Reset Value
GPIOA_DOUT	GP_BA+0x008	R/W	GPIO Port A Data Output Value	0x0000_FFFF
GPIOB_DOUT	GP_BA+0x048	R/W	GPIO Port B Data Output Value	0x0000_FFFF
GPIOC_DOUT	GP_BA+0x088	R/W	GPIO Port C Data Output Value	0x0000_FFFF
GPIOD_DOUT	GP_BA+0x0C8	R/W	GPIO Port D Data Output Value	0x0000_FFFF
GPIOE_DOUT	GP_BA+0x108	R/W	GPIO Port E Data Output Value	0x0000_FFFF

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
	DOUT[15:8]									
7	6	5	4	3	2	1	0			
	DOUT[7:0]									

Bits	Descriptions	Descriptions				
[31:16]	Reserved	Reserved				
		GPIOx Pin[n] Output Value				
		Each of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.				
[n]	DOUT[n]	1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.				
		0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode.				



GPIO Port [A/B/C/D/E] Data Output Write Mask (GPIOx _DMASK)

Register	Offset	R/W	Description	Reset Value
GPIOA_DMASK	GP_BA+0x00C	R/W	GPIO Port A Data Output Write Mask	0xXXXX_0000
GPIOB_DMASK	GP_BA+0x04C	R/W	GPIO Port B Data Output Write Mask	0xXXXX_0000
GPIOC_DMASK	GP_BA+0x08C	R/W	GPIO Port C Data Output Write Mask	0xXXXX_0000
GPIOD_DMASK	GP_BA+0x0CC	R/W	GPIO Port D Data Output Write Mask	0xXXXX_0000
GPIOE_DMASK	GP_BA+0x10C	R/W	GPIO Port E Data Output Write Mask	0xXXXX_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
	DMASK[15:8]									
7	6	5	4	3	2	1	0			
	DMASK[7:0]									

Bits	Descriptions	Descriptions			
[31:16]	Reserved	Reserved			
		Port [A/B/C/D/E] Data Output Write Mask			
[n]	DMASK[n]	These bits are used to protect the corresponding register of GPIOx_DOUT bit[n] . When set the DMASK bit[n] to 1, the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored			
		1 = The corresponding GPIOx_DOUT[n] bit is protected			
		0 = The corresponding GPIOx_DOUT[n] bit can be updated			

- 250 -

nuvoton

GPIO Port [A/B/C/D/E] Pin Value (GPIOx _PIN)

Register	Offset	R/W	Description	Reset Value
GPIOA_PIN	GP_BA+0x010	R	GPIO Port A Pin Value	0x0000_XXXX
GPIOB_PIN	GP_BA+0x050	R	GPIO Port B Pin Value	0x0000_XXXX
GPIOC_PIN	GP_BA+0x090	R	GPIO Port C Pin Value	0x0000_XXXX
GPIOD_PIN	GP_BA+0x0D0	R	GPIO Port D Pin Value	0x0000_XXXX
GPIOE_PIN	GP_BA+0x110	R	GPIO Port E Pin Value	0x0000_XXXX

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
PIN[15:8]							
7	6	5	4	3	2	1	0
PIN[7:0]							

Bits	Descriptions				
[31:16]	Reserved	Reserved			
[n]	PIN[n]	Port [A/B/C/D/E] Pin Values Each bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low			



GPIO Port [A/B/C/D/E] De-bounce Enable (GPIOx _DBEN)

Register	Offset	R/W	Description	Reset Value
GPIOA_DBEN	GP_BA+0x014	R/W	GPIO Port A De-bounce Enable	0xXXXX_0000
GPIOB_DBEN	GP_BA+0x054	R/W	GPIO Port B De-bounce Enable	0xXXXX_0000
GPIOC_DBEN	GP_BA+0x094	R/W	GPIO Port C De-bounce Enable	0xXXXX_0000
GPIOD_DBEN	GP_BA+0x0D4	R/W	GPIO Port D De-bounce Enable	0xXXXX_0000
GPIOE_DBEN	GP_BA+0x114	R/W	GPIO Port E De-bounce Enable	0xXXXX_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
DBEN[15:8]							
7	6	5	4	3	2	1	0
DBEN[7:0]							

Bits	Descriptions			
[31:16]	Reserved	Reserved		
[n]	DBEN[n]	Port [A/B/C/D/E] Input Signal De-bounce Enable DBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0] The DBEN[n] is used for "edge-trigger" interrupt only, and ignored for "level trigger" interrupt 1 = The bit[n] de-bounce function is enabled 0 = The bit[n] de-bounce function is disabled		
		The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.		

- 252 -



GPIO Port [A/B/C/D/E] Interrupt Mode Control (GPIOx _IMD)

Register	Offset	R/W	Description	Reset Value
GPIOA_IMD	GP_BA+0x018	R/W	GPIO Port A Interrupt Mode Control	0xXXXX_0000
GPIOB_IMD	GP_BA+0x058	R/W	GPIO Port B Interrupt Mode Control	0xXXXX_0000
GPIOC_IMD	GP_BA+0x098	R/W	GPIO Port C Interrupt Mode Control	0xXXXX_0000
GPIOD_IMD	GP_BA+0x0D8	R/W	GPIO Port D Interrupt Mode Control	0xXXXX_0000
GPIOE_IMD	GP_BA+0x118	R/W	GPIO Port E Interrupt Mode Control	0xXXXX_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	IMD[15:8]								
7	6	5	4	3	2	1	0		
	IMD[7:0]								

Bits	Descriptions	
[31:16]	Reserved	Reserved
[n]	IMD[n]	Port [A/B/C/D/E] Edge or Level Detection Interrupt Control IMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt. 1 = Level trigger interrupt 0 = Edge trigger interrupt If set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.



GPIO Port [A/B/C/D] Interrupt Enable Control (GPIOx _IEN)

Register	Offset	R/W	Description	Reset Value
GPIOA_IEN	GP_BA+0x01C	R/W	GPIO Port A Interrupt Enable	0x0000_0000
GPIOB_IEN	GP_BA+0x05C	R/W	GPIO Port B Interrupt Enable	0x0000_0000
GPIOC_IEN	GP_BA+0x09C	R/W	GPIO Port C Interrupt Enable	0x0000_0000
GPIOD_IEN	GP_BA+0x0DC	R/W	GPIO Port D Interrupt Enable	0x0000_0000
GPIOE_IEN	GP_BA+0x11C	R/W	GPIO Port E Interrupt Enable	0x0000_0000

31	30	29	28	27	26	25	24		
	IR_EN[15:8]								
23	22	21	20	19	18	17	16		
	IR_EN[7:0]								
15	14	13	12	11	10	9	8		
	IF_EN[15:8]								
7	6	5	4	3	2	1	0		
	IF_EN[7:0]								

Bits	Descriptions	
		Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High
		IR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function
		When set the IR_EB[n] bit to 1:
[n+16]	IR_EN[n]	If the interrupt is level trigger, the input PIN[n] state at level "high" will generate the interrupt.
		If the interrupt is edge trigger, the input PIN[n] state change from "low-to-high" will generate the interrupt.
		1 = Enable the PIN[n] level-high or low-to-high interrupt
		0 = Disable the PIN[n] level-high or low-to-high interrupt
		Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low
		IF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function
		When set the IF_EB[n] bit to 1:
[n]	IF_EN[n]	If the interrupt is level trigger, the input PIN[n] state at level "low" will generate the interrupt.
		If the interrupt is edge trigger, the input PIN[n] state change from "high-to-low" will generate the interrupt.
		1 = Enable the PIN[n] state low-level or high-to-low change interrupt
		0 = Disable the PIN[n] state low-level or high-to-low change interrupt

- 254 -



GPIO Port [A/B/C/D/E] Interrupt Trigger Source (GPIOx _ISRC)

Register	Offset	R/W	Description	Reset Value
GPIOA_ISRC	GP_BA+0x020	R/W	GPIO Port A Interrupt Trigger Source Indicator	0x0000_0000
GPIOB_ISRC	GP_BA+0x060	R/W	GPIO Port B Interrupt Trigger Source Indicator	0x0000_0000
GPIOC_ISRC	GP_BA+0x0A0	R/W	GPIO Port C Interrupt Trigger Source Indicator	0x0000_0000
GPIOD_ISRC	GP_BA+0x0E0	R/W	GPIO Port D Interrupt Trigger Source Indicator	0x0000_0000
GPIOE_ISRC	GP_BA+0x120	R/W	GPIO Port E Interrupt Trigger Source Indicator	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	IF_ ISRC[15:8]								
7	6	5	4	3	2	1	0		
	IF_ ISRC[7:0]								

Bits	Descriptions			
[31:16]	Reserved	Reserved		
		Port [A/B/C/D/E] Interrupt Trigger Source Indicator		
		Read :		
		1 = Indicates GPIOx[n] generate an interrupt		
[n]	ISRC[n]	0 = No interrupt at GPIOx[n]		
		Write:		
		1= Clear the correspond pending interrupt		
		0= No action		



Interrupt De-bounce Cycle Control (DBNCECON)

Register	Offset	R/W	Description	Reset Value
DBNCECON	GP_BA+0x180	R/W	External Interrupt De-bounce Control	0x0000_0020

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved ICLK_ON DBCLKSRC DBCLKSEL									

Bits	Descriptions								
		Interrupt clock C	Interrupt clock On mode						
[5]	ICLK_ON	Set this bit to 0 will disable the interrupt generate circuit clock, if the pin[n] interrupt is disabled							
		1 = Interrupt gene	erated circuit clock always enable						
		0 = Disable the cl	ock if the GPIOA/B/C/D/E[n] interrupt is disabled						
		De-bounce coun	ter clock source select						
[4]	DBCLKSRC	1 = De-bounce co	ounter clock source is the internal 10 kHz clock						
		0 = De-bounce co	ounter clock source is the HCLK						
		De-bounce samp	oling cycle selection						
		DBCLKSEL	Description						
		0	Sample interrupt input once per 1 clocks						
		1	Sample interrupt input once per 2 clocks						
		2	Sample interrupt input once per 4 clocks						
		3	Sample interrupt input once per 8 clocks						
[3:0]	DBCLKSEL	4	Sample interrupt input once per 16 clocks						
[3.0]	DBCLKSEL	5	Sample interrupt input once per 32 clocks						
		6	Sample interrupt input once per 64 clocks						
		7	Sample interrupt input once per 128 clocks						
		8	Sample interrupt input once per 256 clocks						
		9	Sample interrupt input once per 2*256 clocks						
		10	Sample interrupt input once per 4*256clocks						
		11	Sample interrupt input once per 8*256 clocks						

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 256 -



12	Sample interrupt input once per 16*256 clocks	
13	Sample interrupt input once per 32*256 clocks	
14	Sample interrupt input once per 64*256 clocks	
15	Sample interrupt input once per 128*256 clocks	



GPIO Port [A/B/C/D/E] I/O Bit Output Control (GPIOxx_DOUT)

Register	Offset	R/W	Description	Reset Value
	GP_BA+0x200			
GPIOAx_DOUT	-	R/W	GPIO Port A Pin I/O Bit Output Control	0x0000_0001
	GP_BA+0x23C			
	GP_BA+0x240			
GPIOBx_DOUT	-	R/W	GPIO Port B Pin I/O Bit Output Control	0x0000_0001
	GP_BA+0x27C			
	GP_BA+0x280			
GPIOCx_DOUT	-	R/W	GPIO Port C Pin I/O Bit Output Control	0x0000_0001
	GP_BA+0x2BC			
	GP_BA+0x2C0			
GPIODx_DOUT	-	R/W	GPIO Port D Pin I/O Bit Output Control	0x0000_0001
	GP_BA+0x2FC			
GPIOE5_DOUT	GP_BA+0x314	R/W	GPIO Port E Pin I/O Bit Output Control	0x0000_0001

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved						GPIOxx_DOU T		

Bits	Descriptions	criptions				
		GPIOxx I/O Pin Bit Output Control				
	Set this bit can control one GPIO pin output value					
	GPIOxx DOUT	1 = Set corresponding GPIO bit to high				
	_	0 = Set corresponding GPIO bit to low				
	For example: write GPIOA0_DOUT will reflect the written value to bit GPIOA_DOUT[0], read GPIOA0_DOUT will return the value of GPIOA_PIN[0]					



5.6 I²C Serial Interface Controller (Master/Slave) (I²C)

5.6.1 Overview

 I^2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I^2C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously. Serial, 8-bit oriented bi-directional data transfers can be made up 1.0 Mbps.

Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to the Figure 5-17 for more detail I²C BUS Timing.




Figure 5-17 I²C Bus Timing

The device's on-chip I^2C logic provides the serial interface that meets the I^2C bus standard mode specification. The I^2C port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The I^2C H/W interfaces to the I^2C bus via two pins: SDA and SCL. Pull up resistor is needed for I^2C operation as these are open drain pins. When the I/O pins are used as I^2C port, user must set the pins function to I^2C in advance.



5.6.2 Features

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Master/Slave up to 1Mbit/s
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Built-in a 14-bit time-out counter will request the I²C interrupt if the I²C bus hangs up and timer-out counter overflows.
- External pull-up are needed for high output
- Programmable clocks allow versatile rate control
- Supports 7-bit addressing mode
- I²C-bus controllers support multiple address recognition (Four slave address with mask option)

- 260 -



5.6.3 Function Description

5.6.3.1 2 C Protocol

Normally, a standard communication consists of four parts:

- 1) START or Repeated START signal generation
- 2) Slave address and R/W bit transfer
- 3) Data transfer
- 4) STOP signal generation




Figure 5-18 I²C Protocol

5.6.3.2 Data transfer on the f C-bus

A master-transmitter addressing a slave receiver with a 7-bit address

The transfer direction is not changed




Figure 5-19 Master Transmits Data to Slave

A master reads a slave immediately after the first byte (address)

The transfer direction is changed




Figure 5-20 Master Reads Data from Slave

5.6.3.3 START or Repeated START signal

When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the S-bit, is defined as a HIGH to LOW transition on the SDA line while SCL is HIGH. The START signal denotes the beginning of a new data transfer.

A Repeated START (Sr) is no STOP signal between two START signals. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus.

STOP signal

The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the P-bit, is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH.




Figure 5-21 START and STOP condition

5.6.3.4 Slave Address Transfer

The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.

5.6.3.5 Data Transfer

Once successful slave addressing has been achieved, the data transfer can proceed on a byte-by-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a Not Acknowledge (NACK), the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle.

If the master, as the receiving device, does Not Acknowledge (NACK) the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal.




Figure 5-22 Bit Transfer on the I²C bus




Figure 5-23 Acknowledge on the I²C bus



5.6.4 Protocol Registers

The CPU interfaces to the I²C port through the following thirteen special function registers: I2CON (control register), I2CSTATUS (status register), I2CDAT (data register), I2CADDRn (address registers, n=0~3), I2CADMn (address mask registers, n=0~3), I2CLK (clock rate register) and I2CTOC (Time-out counter register). All bit 31~ bit 8 of these I²C special function registers are reserved. These bits do not have any functions and are all zero if read back.

When I^2C port is enabled by setting ENS1 (I2CON [6]) to high, the internal states will be controlled by I2CON and I^2C logic hardware. Once a new status code is generated and stored in I2CSTATUS, the I^2C Interrupt Flag bit SI (I2CON [3]) will be set automatically. If the Enable Interrupt bit EI (I2CON [7]) is set high at this time, the I^2C interrupt will be generated. The bit field I2CSTATUS[7:3] stores the internal state code, the lowest 3 bits of I2CSTATUS are always zero and the content keeps stable until SI is cleared by software. The base address is 4002_0000 and 4012_0000.

5.6.4.1 Address Registers (I2CADDR)

I²C port is equipped with four slave address registers I2CADDRn (n=0~3). The contents of the register are irrelevant when I²C is in master mode. In the slave mode, the bit field I2CADDRn[7:1] must be loaded with the chip's own slave address. The I²C hardware will react if the contents of I2CADDRn are matched with the received slave address.

The I²C ports support the "General Call" function. If the GC bit (I2CADDRn [0]) is set the I²C port hardware will respond to General Call address (00H). Clear GC bit to disable general call function.

When GC bit is set and the I²C is in Slave mode, it can receive the general call address by 00H after Master send general call address to I²C bus, then it will follow status of GC mode.

 I^2C bus controllers support multiple address recognition with four address mask registers I2CADMn (n=0~3). When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.

5.6.4.2 Data Register (I2CDAT)

This register contains a byte of serial data to be transmitted or a byte which just has been received. The CPU can read from or write to this 8-bit (I2CDAT [7:0]) directly while it is not in the process of shifting a byte. when I²C is in a defined state and the serial interrupt flag (SI) is set. Data in I2CDAT [7:0] remains stable as long as SI bit is set. While data is being shifted out, data on the bus is simultaneously being shifted in; I2CDAT [7:0] always contains the last data byte present on the bus. Thus, in the event of arbitration lost, the transition from master transmitter to slave receiver is made with the correct data in I2CDAT [7:0].

I2CDAT [7:0] and the acknowledge bit form a 9-bit shift register, the acknowledge bit is controlled by the I²C hardware and cannot be accessed by the CPU. Serial data is shifted through the acknowledge bit into I2CDAT [7:0] on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into I2CDAT [7:0], the serial data is available in I2CDAT [7:0], and the acknowledge bit (ACK or NACK) is returned by the control logic during the ninth clock pulse. Serial data is shifted out from I2CDAT [7:0] on the falling edges of SCL clock pulses, and is shifted into I2CDAT [7:0] on the rising edges of SCL clock pulses.




Figure 5-24 I²C Data Shifting Direction

5.6.4.3 Control Register (I2CON)

The CPU can read from and write to this 8-bit field of I2CON [7:0] directly. Two bits are affected by hardware: the SI bit is set when the I^2C hardware requests a serial interrupt, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS1 = 0.

- El Enable Interrupt.
- ENSI Set to enable I²C serial function controller. When ENSI=1 the I²C serial function enables. The Multi Function pin function of SDA and SCL must be set to I²C function.
- STA I²C START Control Bit. Setting STA to logic 1 to enter master mode, the I²C hardware sends a START or repeat START condition to bus when the bus is free.
- STO I²C STOP Control Bit. In master mode, setting STO to transmit a STOP condition to bus then I²C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically. In a slave mode, setting STO resets I²C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
- SI I²C Interrupt Flag. When a new I²C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I²C interrupt is requested. SI must be cleared by software. Clear SI is by writing 1 to this bit. All states are listed in section 5.6.6
- AA Assert Acknowledge Control Bit. When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.

5.6.4.4 Status Register (I2CSTATUS)

I2CSTATUS [7:0] is an 8-bit read-only register. The three least significant bits are always 0. The bit field I2CSTATUS [7:3] contain the status code. There are 26 possible status codes, All states are listed in section 5.6.6. When I2CSTATUS [7:0] contains F8H, no serial interrupt is requested. All other I2CSTATUS [7:3] values correspond to defined I²C states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS[7:3] one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data byte or an acknowledge bit. To recover I²C

- 265 -

nuvoton

from bus error, STO should be set and SI should be clear to enter not addressed slave mode. Then clear STO to release bus and to wait new communication. I²C bus can not recognize stop condition during this action when bus error occurs.

5.6.4.5 PC Clock Baud Rate Bits (I2CLK)

The data baud rate of I²C is determines by I2CLK [7:0] register when I²C is in a master mode. It is not important when I²C is in a slave mode. In the slave modes, I²C will automatically synchronize with any clock frequency up to 1MHz from master I²C device.

The data baud rate of I^2C setting is Data Baud Rate of I^2C = (system clock) / (4x (I2CLK [7:0] +1)). If system clock = 16 MHz, the I2CLK [7:0] = 40 (28H), so data baud rate of I^2C = 16 MHz/ (4x (40 +1)) = 97.5 Kbits/sec. The block diagram is showed as Figure 5-25.

5.6.4.6 The ²C Time-out Counter Register (I2CTOC)

There is a 14-bit time-out counter which can be used to deal with the I^2C bus hang-up. If the time-out counter is enabled, the counter starts up counting until it overflows (TIF=1) and generates I^2C interrupt to CPU or stops counting by clearing ENTI to 0. When time-out counter is enabled, setting flag SI to high will reset counter and re-start up counting after SI is cleared. If I^2C bus hangs up, it causes the I2CSTATUS and flag SI are not updated for a period, the 14-bit time-out counter may overflow and acknowledge CPU the I^2C interrupt. Refer to the Figure 5-25 for the 14-bit time-out counter. User may write 1 to clear TIF to zero.




Figure 5-25: I²C Time-out Count Block Diagram



5.6.5 Register Map

 $\boldsymbol{R}:$ read only, $\boldsymbol{W}:$ write only, $\boldsymbol{R/W}:$ both read and write

Register	Offset	R/W	Description	Reset Value			
12C0_BA = 0x	4002_0000	•					
I2C1_BA = 0x	2C1_BA = 0x4012_0000						
I2CON	I2Cx_BA+0x00	R/W	I ² C Control Register	0x0000_0000			
I2CADDR0	I2Cx_BA+0x04	R/W	I ² C Slave Address Register0	0x0000_0000			
I2CDAT	I2Cx_BA+0x08	R/W	I ² C DATA Register	0x0000_0000			
I2CSTATUS	I2Cx_BA+0x0C	R	I ² C Status Register	0x0000_00F8			
I2CLK	I2Cx_BA+0x10	R/W	I ² C Clock Divided Register	0x0000_0000			
I2CTOC	I2Cx_BA+0x14	R/W	I ² C Time Out Control Register	0x0000_0000			
I2CADDR1	I2Cx_BA+0x18	R/W	I ² C Slave Address Register1	0x0000_0000			
I2CADDR2	I2Cx_BA+0x1C	R/W	I ² C Slave Address Register2	0x0000_0000			
I2CADDR3	I2Cx_BA+0x20	R/W	I ² C Slave Address Register3	0x0000_0000			
I2CADM0	I2Cx_BA+0x24	R/W	I ² C Slave Address Mask Register0	0x0000_0000			
I2CADM1	I2Cx_BA+0x28	R/W	I ² C Slave Address Mask Register1	0x0000_0000			
I2CADM2	I2Cx_BA+0x2C	R/W	I ² C Slave Address Mask Register2	0x0000_0000			
I2CADM3	I2Cx_BA+0x30	R/W	I ² C Slave Address Mask Register3	0x0000_0000			



5.6.6 Register Description

I²C Control Register (I2CON)

Register	Offset	R/W	Description	Reset Value
I2CON	I2C_BA+0x00	R/W	I ² C Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
EI	ENSI	STA	STO	SI	AA	Reserved		

Bits	Descriptions	
[31:8]	Reserved	Reserved
		Enable Interrupt
[7]	EI	1 = Enable I ² C interrupt
		0 = Disable I ² C interrupt
		I ² C Controller Enable Bit
		1 = Enable
[6]	ENSI	0 = Disable
		Set to enable I^2C serial function controller. When ENSI=1 the I^2C serial function enables. The multi-function pin function of SDA and SCL must set to I^2C function first.
		I ² C START Control Bit
[5]	STA	Setting STA to logic 1 to enter master mode, the I ² C hardware sends a START or repeat START condition to bus when the bus is free.
		I ² C STOP Control Bit
[4]	sто	In master mode, setting STO to transmit a STOP condition to bus then I ² C hardware will check the bus condition if a STOP condition is detected this bit will be cleared by hardware automatically. In a slave mode, setting STO resets I ² C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
		I ² C Interrupt Flag
[3]	SI	When a new I ² C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I ² C interrupt is requested. SI must be cleared by software. Clear SI is by writing 1 to this bit.
[2]	AA	Assert Acknowledge Control Bit
, 2]	, , ,	When AA=1 prior to address or data received, an acknowledged (low level to SDA) will

- 268 -

nuvoton

		be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.
[1:0]	Reserved	Reserved

nuvoton

I²C Data Register (I2CDAT)

Register	Offset	R/W	Description	Reset Value
I2CDAT	I2C_BA+0x08	R/W	I ² C Data Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
I2CDAT[7:0]								

Bits	Descriptions	escriptions					
[31:8]	Reserved	Reserved					
[7:0]	I2CDAT	I ² C Data Register Bit [7:0] is located with the 8-bit transferred data of I ² C serial port.					

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 270 -

nuvoton

I²C Status Register (I2CSTATUS)

Register	Offset	R/W	Description	Reset Value
I2CSTATUS	I2C_BA+0x0C	R/W	I ² C Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	12CSTATUS[7:3]					0	0	

Bits	Descriptions	
[31:8]	Reserved	Reserved
		I ² C Status Register
		The status register of I ² C:
[7:0]	I2CSTATUS	The three least significant bits are always 0. The five most significant bits contain the status code. There are 26 possible status codes. When I2CSTATUS contains F8H, no serial interrupt is requested. All other I2CSTATUS values correspond to defined $\rm I^2C$ states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software. In addition, states 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame. Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.

NUVOTON

I²C Clock Divided Register (I2CLK)

Register	Offset	R/W	Description	Reset Value
I2CLK	I2C_BA+0x10	R/W	I ² C Clock Divided Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
I2CLK[7:0]								

Bits	Descriptions	Descriptions			
[31:8]	Reserved	served Reserved			
[7:0]	I2CLK	I^2 C clock divided Register The I^2 C clock rate bits: Data Baud Rate of I^2 C = (system clock) / (4x (I2CLK+1)).			

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 272 -



I²C Time-Out Counter Register (I2CTOC)

Register	Offset	R/W	Description	Reset Value
12CTOC	I2C_BA+0x14	R/W	I ² C Time-Out Counter Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	Reserved					DIV4	TIF	

Bits	Descriptions	Descriptions					
[31:3]	Reserved	Reserved					
		Time-out counter is enabled/disable					
		1 = Enable					
[2]	ENTI	0 = Disable					
		When Enable, the 14 bit time-out counter will start counting when SI is clear. Setting flag SI to high will reset counter and re-start up counting after SI is cleared.					
		Time-Out counter input clock is divided by 4					
[1]	DIV4	1 = Enable					
ניו	DIV4	0 = Disable					
		When Enable, The time-Out period is extend 4 times.					
		Time-Out Flag					
[0]	TIF	1 = Time-Out flag is set by H/W. It can interrupt CPU.					
		0 = S/W can clear the flag.					

nuvoton

I²C Slave Address Register (I2CADDRx)

Register	Offset	R/W	Description	Reset Value
I2CADDR0	I2C_BA+0x04	R/W	I ² C Slave Address Register0	0x0000_0000
I2CADDR1	I2C_BA+0x18	R/W	I ² C Slave Address Register1	0x0000_0000
I2CADDR2	I2C_BA+0x1C	R/W	I ² C Slave Address Register2	0x0000_0000
I2CADDR3	I2C_BA+0x20	R/W	I ² C Slave Address Register3	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
I2CADDR[7:1]						GC	

Bits	Descriptions			
[31:8]	Reserved	Reserved		
		I ² C Address Register		
[7:1]	I2CADDR	The content of this register is irrelevant when I^2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the chip's own address. The I^2C hardware will react if either of the address is matched.		
		General Call Function		
[0]	GC	0 = Disable General Call Function.		
		1 = Enable General Call Function.		

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 274 -



I²C Slave Address Mask Register (I2CADMx)

Register	Offset	R/W	Description	Reset Value
I2CADM0	I2C_BA+0x24	R/W	I ² C Slave Address Mask Register0	0x0000_0000
I2CADM1	I2C_BA+0x28	R/W	I ² C Slave Address Mask Register1	0x0000_0000
I2CADM2	I2C_BA+0x2C	R/W	I ² C Slave Address Mask Register2	0x0000_0000
I2CADM3	I2C_BA+0x30	R/W	I ² C Slave Address Mask Register3	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
I2CADM[7:1]						Reserved		

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:1]		I ² C Address Mask register
		1 = Mask enable (the received corresponding address bit is don't care.)
	I2CADM	0 = Mask disable (the received corresponding register bit should be exact the same as address register.)
		I ² C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.
[0]	Reserved	Reserved



5.6.7 Modes of Operation

The on-chip I²C ports support five operation modes, Master transmitter, Master receiver, Slave transmitter, Slave receiver, and GC call.

In a given application, I²C port may operate as a master or as a slave. In the slave mode, the I²C port hardware looks for its own slave address and the general call address. If one of these addresses is detected, and if the slave is willing to receive or transmit data from/to master(by setting the AA bit), acknowledge pulse will be transmitted out on the 9th clock, hence an interrupt is requested on both master and slave devices if interrupt is enabled. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action didn't be interrupted. If bus arbitration is lost in the master mode, I²C port switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

5.6.7.1 Master Transmitter Mode

Serial data output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and it is represented by "W" in the flow diagrams. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

5.6.7.2 Master Receiver Mode

In this case the data direction bit (R/W) will be logic 1, and it is represented by "R" in the flow diagrams. Thus the first byte transmitted is SLA+R. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

5.6.7.3 Slave Receiver Mode

Serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

5.6.7.4 Slave Transmitter Mode

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via SDA while the serial clock is input through SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.



5.6.8 Data Transfer Flow in Five Operating Modes

The five operating modes are: Master/Transmitter, Master/Receiver, Slave/Transmitter, Slave/Receiver and GC Call. Bits STA, STO and AA in I2CON register will determine the next state of the I²C hardware after SI flag is cleared. Upon completion of the new action, a new status code will be updated and the SI flag will be set. If the I2C interrupt control bit EI (I2CON [7]) is set, appropriate action or software branch of the new status code can be performed in the Interrupt service routine.

Data transfers in each mode are shown in the Figure 5-26 to Figure 5-31.




Figure 5-26 Legend for the following five figures




Figure 5-27 Master Transmitter Mode

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 278 -




Figure 5-28 Master Receiver Mode




Figure 5-29 Slave Transmitter Mode




Figure 5-30 Slave Receiver Mode




Figure 5-31 GC Mode



5.7 PWM Generator and Capture Timer (PWM)

5.7.1 Overview

NuMicro™ NUC100 Medium Density has 2 sets of PWM group supports total 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators. NuMicro™ NUC100 Low Density only support 1 set of PWM group supports total 2 sets of PWM Generators which can be configured as 4 independent PWM outputs, PWM0~PWM3, or as 2 complementary PWM pairs, (PWM0, PWM1) and (PWM2, PWM3) with 2 programmable dead-zone generators.

Each PWM Generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM down-counters for PWM period control, two 16-bit comparators for PWM duty control and one dead-zone generator. The 4 sets of PWM Generators provide eight independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM timing, period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively. Refer to Figure 5-32 to Figure 5-39 for the architecture of PWM Timers.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM 0; and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL_IE0[1] (Rising latch Interrupt enable) and CCR0.CFL_IE0[2]] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL_IE1[17] and CCR0.CFL_IE1[18]. And capture channel 2 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR0 and CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3, the PWM counter 0/1/2/3 will be reload at this moment.

nuvoton

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read PIIRx to get interrupt source and Read PWM_CRLx/PWM_CFLx(x=0~3) to get capture value and finally write 1 to clear PIIRx to zero. If interrupt latency will take time T0 to finish, the capture signal mustn't transition during this interval (T0). In this case, the maximum capture frequency will be 1/T0. For example:

HCLK = 50MHz, PWM CLK = 25MHz, Interrupt latency is 900 ns

So the maximum capture frequency will is 1/900ns ≈ 1000 kHz

5.7.2 Features

5.7.2.1 PWM function features:

- PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.
- Up to 16 bits resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Up to 2 PWM group (PWMA/PWMB) to support 8 PWM channels or 4 PWM paired channels (only 1 PWM group support for Low Density)

5.7.2.2 Capture Function Features:

- Timing control logic shared with PWM Generators
- Support 8 Capture input channels shared with 8 PWM output channels (Low Density only support 4 Capture input channels shared with 4 PWM output channels)
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)

- 284 -

5.7.3 Block Diagram

The Figure 5-32 to Figure 5-39 illustrate the architecture of PWM in pair (PWM-Timer 0&1 are in one pair and PWM-Timer 2&3 are in another one, and so on.).




Figure 5-32 PWM Generator 0 Clock Source Control




Figure 5-33 PWM Generator 0 Architecture Diagram




Figure 5-34 PWM Generator 2 Clock Source Control




Figure 5-35 PWM Generator 2 Architecture Diagram




Figure 5-36 PWM Generator 4 Clock Source Control




Figure 5-37 PWM Generator 4 Architecture Diagram




Figure 5-38 PWM Generator 6 Clock Source Control




Figure 5-39 PWM Generator 6 Architecture Diagram

- 288 -

5.7.4 Function Description

5.7.4.1 PWM-Timer Operation

The PWM period and duty control are configured by PWM down-counter register (CNR) and PWM comparator register (CMR). The PWM-timer timing operation is shown in Figure 5-41. The pulse width modulation follows the formula as below and the legend of PWM-Timer Comparator is shown as Figure 5-40. Note that the corresponding GPIO pins must be configured as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.

- PWM frequency = PWMxy_CLK/(prescale+1)*(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.
- Duty ratio = (CMR+1)/(CNR+1)
- CMR >= CNR: PWM output is always high
- CMR < CNR: PWM low width= (CNR-CMR) unit[1]; PWM high width = (CMR+1) unit
- CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit

Note: [1] Unit = one PWM clock cycle.




Figure 5-40 Legend of Internal Comparator Output of PWM-Timer




Figure 5-41 PWM-Timer Operation Timing

5.7.4.2 PWM Double Buffering, Auto-reload and One-shot Operation

PWM Timers have double buffering function the reload value is updated at the start of next period without affecting current timer operation. The PWM counter value can be written into CNRx and current PWM counter value can be read from PDRx.

The bit CH0MOD in PWM Control Register (PCR) defines PWM0 operates in auto-reload or one-shot mode If CH0MOD is set to one, the auto-reload operation loads CNR0 to PWM counter when PWM counter reaches zero. If CNR0 are set to zero, PWM counter will be halt when PWM counter counts to zero. If CH0MOD is set as zero, counter will be stopped immediately. PWM1~PWM7 performs the same function as PWM0.




Figure 5-42 PWM Double Buffering Illustration

5.7.4.3 Modulate Duty Ratio

The double buffering function allows CMRx written at any point in current cycle. The loaded value will take effect from next cycle.




Figure 5-43 PWM Controller Output Duty Ratio

5.7.4.4 Dead-Zone Generator

PWM controller is implemented with Dead Zone generator. They are built for power device protection. This function generates a programmable time gap to delay PWM rising output. User can program PPRx.DZI to determine the Dead Zone interval.




Figure 5-44 Paired-PWM Output with Dead Zone Generation Operation

5.7.4.5 Capture Operation

The Capture 0 and PWM 0 share one timer that included in PWM 0; and the Capture 1 and PWM 1 share another timer, and etc. The capture always latches PWM-counter to CRLRx when input channel has a rising transition and latches PWM-counter to CFLRx when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0[1] (Rising latch Interrupt enable) and CCR0[2] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0[17] and CCR0[18], and etc. Whenever the Capture controller issues a capture interrupt, the corresponding PWM counter will be reloaded with CNRx at this moment. Note that the corresponding GPIO pins must be configured as capture function (disable POE and enable CAPENR) for the corresponding capture channel.




Figure 5-45 Capture Operation Timing

At this case, the CNR is 8:

- 1. The PWM counter will be reloaded with CNRx when a capture interrupt flag (CAPIFx) is set.
- 2. The channel low pulse width is (CNR + 1 CRLR).
- 3. The channel high pulse width is (CNR + 1 CFLR).

5.7.4.6 PWM-Timer Interrupt Architecture

There are eight PWM interrupts, PWM0_INT~PWM7_INT, which are divided into PWMA_INT and

PWMB_INT for Advanced Interrupt Controller (AIC). PWM 0 and Capture 0 share one interrupt, PWM1 and Capture 1 share the same interrupt and so on. Therefore, PWM function and Capture function in the same channel cannot be used at the same time. Figure 5-46 demonstrates the architecture of PWM-Timer interrupts.




Figure 5-46 PWM Group A PWM-Timer Interrupt Architecture Diagram




Figure 5-47 PWM Group B PWM-Timer Interrupt Architecture Diagram



5.7.4.7 PWM-Timer Start Procedure

The following procedure is recommended for starting a PWM drive.

- Setup clock selector (CSR)
- 2. Setup prescaler (PPR)
- 3. Setup inverter on/off, dead zone generator on/off, auto-reload/one-shot mode and Stop PWM-timer (PCR)
- 4. Setup comparator register (CMR) for setting PWM duty.
- 5. Setup PWM down-counter register (CNR) for setting PWM period.
- 6. Setup interrupt enable register (PIER)
- 7. Setup corresponding GPIO pins as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.
- 8. Enable PWM timer start running (Set CHxEN = 1 in PCR)

5.7.4.8 PWM-Timer Stop Procedure

Method 1:

Set 16-bit down counter (CNR) as 0, and monitor PDR (current value of 16-bit down-counter). When PDR reaches to 0, disable PWM-Timer (CHxEN in PCR). (Recommended)

Method 2:

Set 16-bit down counter (CNR) as 0. When interrupt request happened, disable PWM-Timer (CHxEN in PCR). *(Recommended)*

Method 3:

Disable PWM-Timer directly ((CHxEN in PCR). (Not recommended)

The reason why method 3 is not recommended is that disable CHxEN will immediately stop PWM output signal and lead to change the duty of the PWM output, this may cause damage to the control circuit of motor

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 294 -

nuvoton

5.7.4.9 Capture Start Procedure

- 1. Setup clock selector (CSR)
- 2. Setup prescaler (PPR)
- 3. Setup channel enabled, rising/falling interrupt enable and input signal inverter on/off (CCR0, CCR1)
- 4. Setup PWM down-counter (CNR)
- 5. Setup corresponding GPIO pins as capture function (disable POE and enable CAPENR) for the corresponding PWM channel.
- 6. Enable PWM timer start running (Set CHxEN = 1 in PCR)



5.7.5 Register Map

 $\boldsymbol{R}:$ read only, $\boldsymbol{W}:$ write only, $\boldsymbol{R/W}:$ both read and write

Register	Offset	R/W	Description	Reset Value
PWMA_BA	= 0x4004_0000 (PWN	l grou	p A)	<u> </u>
PWMB_BA	= 0x4014_0000 (PWN	l grou	o B) (PWM group B only support in Medium Density)	
	PWMA_BA+0x00	R/W	PWM Group A Prescaler Register	0x0000_0000
PPR	PWMB_BA+0x00	R/W	PWM Group B Prescaler Register	0x0000_0000
	F WWIB_BA+0X00	IN/W	(Medium Density Only)	0x0000_0000
	PWMA_BA+0x04	R/W	PWM Group A Clock Select Register	0x0000_0000
CSR	PWMB_BA+0x04	R/W	PWM Group B Clock Select Register	0x0000_0000
	T WWIB_BATOXO4	IVVV	(Medium Density Only)	0x0000_0000
	PWMA_BA+0x08	R/W	PWM Group A Control Register	0x0000_0000
PCR	PWMB_BA+0x08	R/W	PWM Group B Control Register	0x0000_0000
	1 WWB_BATOXOO	IVVV	(Medium Density Only)	0x0000_0000
	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000
CNR0	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0	0x0000 0000
	I WIND_BATOXOC		(Medium Density Only)	0x0000_0000
	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000
CMR0	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0	0x0000_0000
	T WWIB_BATOXTO		(Medium Density Only)	0x0000_0000
	PWMA_BA+0x14	R	PWM Group A Data Register 0	0x0000_0000
PDR0	PWMB_BA+0x14	R	PWM Group B Data Register 0	0x0000 0000
	T WWIB_BATOX14		(Medium Density Only)	0x0000_0000
	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000
CNR1	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1	0x0000_0000
	F WWIB_BA+0x16	IN/ V V	(Medium Density Only)	0x0000_0000
	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000
CMR1	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1	0x0000_0000
	T WWIB_BATOXIC	IVVV	(Medium Density Only)	0x0000_0000
	PWMA_BA+0x20	R	PWM Group A Data Register 1	0x0000_0000
PDR1	PWMB_BA+0x20	R	PWM Group B Data Register 1	0x0000 0000
	T WIND_DATOX20	K	(Medium Density Only)	
CNR2	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000

- 296 -



			,	
	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000
CMR2	PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x2C	R	PWM Group A Data Register 2	0x0000_0000
PDR2	PWMB_BA+0x2C	R	PWM Group B Data Register 2 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
CNR3	PWMB_BA+0x30	R/W	PWM Group B Counter Register 3 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
CMR3	PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x38	R	PWM Group A Data Register 3	0x0000_0000
PDR3	PWMB_BA+0x38		PWM Group B Data Register 3 (Medium Density Only)	0x0000_0000
PBCR	PWMA_BA+0x3C	R/W	PWM backward compatible Register (Low Density Only)	0x0000_0000
	PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
PIER	PWMB_BA+0x40	R/W	PWM Group B Interrupt Enable Register (Medium Density Only)	0x0000_0000
	PWMA_BA+0x44	R/C	PWM Group A Interrupt Indication Register	0x0000_0000
PIIR	PWMB_BA+0x44	R/C	PWM Group B Interrupt Indication Register (Medium Density Only)	0x0000_0000
	PWMA_BA+0x50	R/W	PWM Group A Capture Control Register 0	0x0000_0000
CCR0	PWMB_BA+0x50	R/W	PWM Group B Capture Control Register 0 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x54	R/W	PWM Group A Capture Control Register 2	0x0000_0000
CCR2	PWMB_BA+0x54 R/W PWM Group B Capture Control Register 2 (Medium Density Only)		0x0000_0000	
	PWMA_BA+0x58	R	PWM Group A Capture Rising Latch Register (Channel 0)	0x0000_0000
CRLR0	PWMB_BA+0x58	R	PWM Group B Capture Rising Latch Register (Channel 0) (Medium Density Only)	0x0000_0000
CFLR0	PWMA_BA+0x5C	R	PWM Group A Capture Falling Latch Register (Channel 0)	0x0000_0000



	PWMB_BA+0x5C	R	PWM Group B Capture Falling Latch Register (Channel 0) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x60	R	PWM Group A Capture Rising Latch Register (Channel 1)	0x0000_0000
CRLR1	PWMB_BA+0x60	R	PWM Group B Capture Rising Latch Register (Channel 1) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x64	R	PWM Group A Capture Falling Latch Register (Channel 1)	0x0000_0000
CFLR1	PWMB_BA+0x64	R	PWM Group B Capture Falling Latch Register (Channel 1) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x68	R	PWM Group A Capture Rising Latch Register (Channel 2)	0x0000_0000
CRLR2	PWMB_BA+0x68	R	PWM Group B Capture Rising Latch Register (Channel 2) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x6C	R	PWM Group A Capture Falling Latch Register (Channel 2)	0x0000_0000
CFLR2	PWMB_BA+0x6C	R	PWM Group B Capture Falling Latch Register (Channel 2) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x70	R	PWM Group A Capture Rising Latch Register (Channel 3)	0x0000_0000
CRLR3	PWMB_BA+0x70	R	PWM Group B Capture Rising Latch Register (Channel 3) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x74	R	PWM Group A Capture Falling Latch Register (Channel 3)	0x0000_0000
CFLR3	PWMB_BA+0x74	R	PWM Group B Capture Falling Latch Register (Channel 3) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
CAPENR	PWMB_BA+0x78	R/W	PWM Group B Capture Input 0~3 Enable Register (Medium Density Only)	0x0000_0000
	PWMA_BA+0x7C	R/W	PWM Group A Output Enable for channel 0~3	0x0000_0000
POE	PWMB_BA+0x7C	R/W	PWM Group B Output Enable for channel 0~3 (Medium Density Only)	0x0000_0000



5.7.6 Register Description

PWM Pre-Scale Register (PPR)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x00	R/W	PWM Group A Pre-scale Register	0x0000_0000
PPR	PWMB_BA+0x00		PWM Group B Pre-scale Register (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24		
	DZI23								
23	22	21	20	19	18	17	16		
			DZ	101					
15	14	13	12	11	10	9	8		
	CP23								
7	6	5	4	3	2	1	0		
	CP01								

Bits	Descriptions	
[31:24]	DZI23	Dead Zone Interval for Pair of Channel2 and Channel3 (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B) These 8 bits determine dead zone length. The unit time of dead zone length is received from corresponding CSR bits.
[23:16]	DZI01	Dead Zone Interval for Pair of Channel 0 and Channel 1 (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B) These 8 bits determine dead zone length. The unit time of dead zone length is received from corresponding CSR bits.
[15:8]	CP23	Clock Prescaler 2 (PWM-timer2 & 3 for group A and PWM-timer 6 & 7 for group B) Clock input is divided by (CP23 + 1) before it is fed to the corresponding PWM-timer If CP23=0, then the clock prescaler 2 output clock will be stopped. So corresponding PWM-timer will be stopped also.
[7:0]	CP01	Clock Prescaler 0 (PWM-timer 0 & 1 for group A and PWM-timer 4 & 5 for group B) Clock input is divided by (CP01 + 1) before it is fed to the corresponding PWM-timerr If CP01=0, then the clock prescaler 0 output clock will be stopped. So corresponding PWM-timer will be stopped also.



PWM Clock Selector Register (CSR)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x04	R/W	PWM Group A Clock Selector Register	0x0000_0000
CSR	PWMB_BA+0x04		PWM Group B Clock Selector Register (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
Reserved		CSR3		Reserved	CSR2					
7	6	5	4	3	2	1	0			
Reserved	CSR1			Reserved	CSR0					

Bits	Descriptions								
[31:15]	Reserved	d Reserved							
		PWM Timer 3 Clock Source Selection (PWM timer 3 for group A and PWM timer for group B) Select clock input for PWM timer.							
		CSR3 [14:12]	Input clock divided by						
[14:12]	CSR3	100	1						
[11.1.2]	33.13	011	16						
		010	8						
		001	4						
		000	2						
[11]	Reserved	Reserved	<u> </u>						
[10:8]	CSR2	PWM Timer 2 Clock for group B) Select clock input for P	Source Selection (PWM timer 2	for group A and PWM timer 6					
		(Table is the same as CSR3)							
[7]	Reserved	Reserved							
[6:4]	CSR1	PWM Timer 1 Clock Source Selection (PWM timer 1 for group A and for group B)							
[O.T]	JOINT	Select clock input for P (Table is the same as							

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 300 -



[3]	Reserved	Reserved
	CSRO	PWM Timer 0 Clock Source Selection (PWM timer 0 for group A and PWM timer 4 for group B)
[2:0]		Select clock input for PWM timer.
		(Table is the same as CSR3)



PWM Control Register (PCR)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x08	R/W	PWM Group A Control Register (PCR)	0x0000_0000
PCR	PWMB_BA+0x08 R/W		PWM Group B Control Register (PCR) (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24
	Rese	erved		СНЗМОД	CH3INV	Reserved	CH3EN
23	22	21	20	19	18	17	16
	Rese	erved		CH2MOD	CH2INV	Reserved	CH2EN
15	14	13	12	11	10	9	8
	Rese	erved		CH1MOD	CH1INV	Reserved	CH1EN
7	6	5	4	3	2	1	0
Rese	erved	DZEN23	DZEN01	CH0MOD	CH0INV	Reserved	CH0EN

Bits	Descriptions					
[31:28]	Reserved	Reserved				
		PWM-Timer 3 Auto-reload/One-Shot Mode (PWM timer 3 for group A and PWM timer 7 for group B)				
[27]	СНЗМОД	1 = Auto-reload Mode				
		0 = One-Shot Mode				
		Note: If there is a rising transition at this bit, it will cause CNR3 and CMR3 be clear.				
[26]		PWM-Timer 3 Output Inverter Enable (PWM timer 3 for group A and PWM timer 7 for group B)				
	CH3INV	1 = Inverter enable				
		0 = Inverter disable				
[25]	Reserved	Reserved				
		PWM-Timer 3 Enable (PWM timer 3 for group A and PWM timer 7 for group B)				
[24]	CH3EN	1 = Enable corresponding PWM-Timer Start Run				
		0 = Stop corresponding PWM-Timer Running				
[23:20]	Reserved	Reserved				
		PWM-Timer 2 Auto-reload/One-Shot Mode (PWM timer 2 for group A and PWM timer 6 for group B)				
[19]	CH2MOD	1 = Auto-reload Mode				
		0 = One-Shot Mode				
		Note: If there is a rising transition at this bit, it will cause CNR2 and CMR2 be clear.				
[18]	CH2INV	PWM-Timer 2 Output Inverter Enable (PWM timer 2 for group A and PWM timer 6 for				

- 302 -



	<u> </u>	aroun D\				
		group B) 1 = Inverter enable				
		0 = Inverter disable				
[17]	Reserved	Reserved				
		PWM-Timer 2 Enable (PWM timer 2 for group A and PWM timer 6 for group B)				
[16]	CH2EN	1 = Enable corresponding PWM-Timer Start Run				
		0 = Stop corresponding PWM-Timer Running				
[15:12]	Reserved	Reserved				
		PWM-Timer 1 Auto-reload/One-Shot Mode (PWM timer 1 for group A and PWI timer 5 for group B)				
[11]	CH1MOD	1 = Auto-load Mode				
		0 = One-Shot Mode				
		Note: If there is a rising transition at this bit, it will cause CNR1 and CMR1 be clear.				
		PWM-Timer 1 Output Inverter Enable (PWM timer 1 for group A and PWM timer 5 for group B)				
[10]	CH1INV	1 = Inverter enable				
		0 = Inverter disable				
[9]	Reserved	Reserved				
		PWM-Timer 1 Enable (PWM timer 1 for group A and PWM timer 5 for group B)				
8]	CH1EN	1 = Enable corresponding PWM-Timer Start Run				
		0 = Stop corresponding PWM-Timer Running				
[7:6]	Reserved	Reserved				
		Dead-Zone 2 Generator Enable (PWM2 and PWM3 pair for PWM group A, PWM and PWM7 pair for PWM group B)				
		1 = Enable				
[5]	DZEN23	0 = Disable				
		Note: When Dead-Zone Generator is enabled, the pair of PWM2 and PWM3 become a complementary pair for PWM group A and the pair of PWM6 and PWM7 becomes complementary pair for PWM group B.				
		Dead-Zone 0 Generator Enable (PWM0 and PWM1 pair for PWM group A, PWM and PWM5 pair for PWM group B)				
		1 = Enable				
[4]	DZEN01	0 = Disable				
		Note: When Dead-Zone Generator is enabled, the pair of PWM0 and PWM1 become a complementary pair for PWM group A and the pair of PWM4 and PWM5 becomes complementary pair for PWM group B.				
		PWM-Timer 0 Auto-reload/One-Shot Mode (PWM timer 0 for group A and PW timer 4 for group B)				
[3]	СНОМОД	1 = Auto-reload Mode				
-		0 = One-Shot Mode				
		Note: If there is a rising transition at this bit, it will cause CNR0 and CMR0 be clear.				
[2]	CHOINV	PWM-Timer 0 Output Inverter Enable (PWM timer 0 for group A and PWM timer 4 for group B)				
	[1 = Inverter enable				

nuvoton

	0 = Inverter disable
Reserved	Reserved
	PWM-Timer 0 Enable (PWM timer 0 for group A and PWM timer 4 for group B)
CH0EN	1 = Enable corresponding PWM-Timer Start Run
	0 = Stop corresponding PWM-Timer Running
	Reserved CH0EN

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 304 -



PWM Counter Register 3-0 (CNR3-0)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x0C	R/W	PWM Group A Counter Register 0	0x0000_0000
CNR0	PWMB_BA+0x0C	R/W	PWM Group B Counter Register 0 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x18	R/W	PWM Group A Counter Register 1	0x0000_0000
CNR1	PWMB_BA+0x18	R/W	PWM Group B Counter Register 1 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x24	R/W	PWM Group A Counter Register 2	0x0000_0000
CNR2	PWMB_BA+0x24	R/W	PWM Group B Counter Register 2 (Medium Density Only)	0x0000_0000
CNR3	PWMA_BA+0x30	R/W	PWM Group A Counter Register 3	0x0000_0000
	PWMB_BA+0x30	R/W	PWM Group B Counter Register 3 (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
			CNRx	[15:8]						
7	6	5	4	3	2	1	0			
	CNRx [7:0]									

Bits	Descriptions	Descriptions						
[31:16]	Reserved	Reserved						
		PWM Timer Loaded Value						
		CNR determines the PWM period.						
		 PWM frequency = PWMxy_CLK/(prescale+1)*(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel. 						
[15:0]	CNRx	● Duty ratio = (CMR+1)/(CNR+1).						
[15.0]	CNKX	● CMR >= CNR: PWM output is always high.						
		• CMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.						
		• CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit						
		(Unit = one PWM clock cycle)						



Note: Any write to CNR will take effect in next PWM cycle.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 306 -



PWM Comparator Register 3-0 (CMR3-0)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x10	R/W	PWM Group A Comparator Register 0	0x0000_0000
CMR0	PWMB_BA+0x10	R/W	PWM Group B Comparator Register 0 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x1C	R/W	PWM Group A Comparator Register 1	0x0000_0000
CMR1	PWMB_BA+0x1C	R/W	PWM Group B Comparator Register 1 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x28	R/W	PWM Group A Comparator Register 2	0x0000_0000
CMR2	PWMB_BA+0x28	R/W	PWM Group B Comparator Register 2 (Medium Density Only)	0x0000_0000
	PWMA_BA+0x34	R/W	PWM Group A Comparator Register 3	0x0000_0000
CMR3	PWMB_BA+0x34	R/W	PWM Group B Comparator Register 3 (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			CMRx	[15:8]						
7	6	5	4	3	2	1	0			
	CMRx [7:0]									

Bits	Descriptions	
[31:16]	Reserved	Reserved
		PWM Comparator Register
		CMR determines the PWM duty.
		 PWM frequency = PWMxy_CLK/(prescale+1)*(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.
		• Duty ratio = (CMR+1)/(CNR+1).
[15:0]	CMRx	 CMR >= CNR: PWM output is always high.
		 CMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.
		• CMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit
		(Unit = one PWM clock cycle)
		Note: Any write to CMR will take effect in next PWM cycle.



PWM Data Register 3-0 (PDR 3-0)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA0+0x14	R	PWM Group A Data Register 0	0x0000_0000
PDR0	PWMB_BA0+0x14	R	PWM Group B Data Register 0 (Medium Density Only)	0x0000_0000
	PWMA_BA0+0x20	R	PWM Group A Data Register 1	0x0000_0000
PDR1	PWMB_BA0+0x20	R	PWM Group B Data Register 1 (Medium Density Only)	0x0000_0000
	PWMA_BA0+0x2C	R	PWM Group A Data Register 2	0x0000_0000
PDR2	PWMB_BA0+0x2C	R	PWM Group B Data Register 2 (Medium Density Only)	0x0000_0000
PDR3	PWMA_BA0+0x38	R	PWM Group A Data Register 3	0x0000_0000
	PWMB_BA0+0x38	R	PWM Group B Data Register 3 (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			PDR	[15:8]						
7	6	5	4	3	2	1	0			
	PDR[7:0]									

Bits	Descriptions				
[31:16]	Reserved	Reserved			
[15:0]	PDRx	PWM Data Register User can monitor PDR to know the current value in 16-bit down counter.			

nuvoton

PWM Backward Compatible Register (This bit only support in Low Density)

Register	Offset	R/W	Description	Reset Value
PBCR	PWM_BA0+0x3C	R/W	PWM backward compatible Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	erved						
7	7 6 5 4 3 2 1									
Reserved							BCn			

Bits	Descriptions				
[31:1]	Reserved	Reserved			
		PWM Backward Compatible Register			
101	BCn	0 = PWM register action is compatible with Medium Density			
[O]		1 = PWM register action is not compatible with Medium Density			
	Please reference CCR0/CCR2 register bit 6, 7, 22, 23 description				



PWM Interrupt Enable Register (PIER)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x40	R/W	PWM Group A Interrupt Enable Register	0x0000_0000
PIER	PWMB_BA+0x40		PWM Group B Interrupt Enable Register (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved				PWMIE3	PWMIE2	PWMIE1	PWMIE0			

Bits	Descriptions	
[31:4]	Reserved	Reserved
		PWM channel 3 Interrupt Enable
[3]	PWMIE3	1 = Enable
		0 = Disable
		PWM channel 2 Interrupt Enable
[2]	PWMIE2	1 = Enable
		0 = Disable
		PWM channel 1 Interrupt Enable
[1]	PWMIE1	1 = Enable
		0 = Disable
		PWM channel 0 Interrupt Enable
[0]	PWMIE0	1 = Enable
		0 = Disable

- 310 -



PWM Interrupt Indication Register (PIIR)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x44	R/W	PWM Group A Interrupt Indication Register	0x0000_0000
PIIR	PWMB_BA+0x44	R/W	PWM Group B Interrupt Indication Register (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved				PWMIF3	PWMIF2	PWMIF1	PWMIF0			

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	PWMIF3	PWM channel 3 Interrupt Status Flag is set by hardware when PWM3 down counter reaches zero, software can write 1 to clear this bit to zero
[2]	PWMIF2	PWM channel 2 Interrupt Status Flag is set by hardware when PWM2 down counter reaches zero, software can write 1 to clear this bit to zero
[1]	PWMIF1	PWM channel 1 Interrupt Status Flag is set by hardware when PWM1 down counter reaches zero, software can write 1 to clear this bit to zero
[0]	PWMIF0	PWM channel 0 Interrupt Status Flag is set by hardware when PWM0 down counter reaches zero, software can write 1 to clear this bit to zero

Note: User can clear each interrupt flag by writing 1 to corresponding bit in PIIR.



Capture Control Register (CCR0)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x50	R/W	PWM Group A Capture Control Register	0x0000_0000
CCR0	PWMB_BA+0x50	R/W	PWM Group B Capture Control Register (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
CFLRI1	CRLRI1	Reserved	CAPIF1	CAPCH1EN	FL_IE1	RL_IE1	INV1			
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
CFLRI0	CRLRI0	Reserved	CAPIF0	CAPCH0EN	FL_IE0	RL_IE0	INV0			

Bits	Descriptions	Descriptions				
[31:24]	Reserved	Reserved				
		CFLR1 Latched Indicator Bit				
[23]	CFLRI1	When PWM group input channel 1 has a falling transition, CFLR1 was latched with the value of PWM down-counter and this bit is set by hardware.				
[23]	CFERIT	In Medium Density, software can write 0 to clear this bit to zero.				
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.				
		CRLR1 Latched Indicator Bit				
[22]	CRLRI1	When PWM group input channel 1 has a rising transition, CRLR1 was latched with the value of PWM down-counter and this bit is set by hardware.				
[22]	CKLKII	In Medium Density, software can write 0 to clear this bit to zero.				
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.				
[5]	Reserved	Reserved				
		Channel 1 Capture Interrupt Indication Flag				
[20]	CAPIF1	If PWM group channel 1 rising latch interrupt is enabled (CRL_IE1=1), a rising transition occurs at PWM group channel 1 will result in CAPIF1 to high; Similarly, a falling transition will cause CAPIF1 to be set high if PWM group channel 1 falling latch interrupt is enabled (CFL_IE1=1).				
		Write 1 to clear this bit to zero				
[40]	CARCHAEN	Channel 1 Capture Function Enable				
[19]	CAPCH1EN	1 = Enable capture function on PWM group channel 1				

- 312 -



		0 = Disable capture function on PWM group channel 1
		When Enable, Capture latched the PWM-counter and saved to CRLR (Rising latch) and CFLR (Falling latch).
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 1 Interrupt.
		Channel 1 Falling Latch Interrupt Enable
		1 = Enable falling latch interrupt
[18]	FL_IE1	0 = Disable falling latch interrupt
		When Enable, if Capture detects PWM group channel 1 has falling transition, Capture issues an Interrupt.
		Channel 1 Rising Latch Interrupt Enable
		1 = Enable rising latch interrupt
[17]	RL_IE1	0 = Disable rising latch interrupt
		When Enable, if Capture detects PWM group channel 1 has rising transition, Capture issues an Interrupt.
		Channel 1 Inverter Enable
[16]	INV1	1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer
		0 = Inverter disable
[15:8]	Reserved	Reserved
		CFLR0 Latched Indicator Bit
[7]	CFLRI0	When PWM group input channel 0 has a falling transition, CFLR0 was latched with the value of PWM down-counter and this bit is set by hardware.
[7]	CFLRIU	In Medium Density, software can write 0 to clear this bit to zero.
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.
		CRLR0 Latched Indicator Bit
[6]	CRLRI0	When PWM group input channel 0 has a rising transition, CRLR0 was latched with the value of PWM down-counter and this bit is set by hardware.
[6]	CKLKIU	In Medium Density, software can write 0 to clear this bit to zero.
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.
[5]	Reserved	Reserved
		Channel 0 Capture Interrupt Indication Flag
[4]	CAPIF0	If PWM group channel 0 rising latch interrupt is enabled (CRL_IE0=1), a rising transition occurs at PWM group channel 0 will result in CAPIF0 to high; Similarly, a falling transition will cause CAPIF0 to be set high if PWM group channel 0 falling latch interrupt is enabled (CFL_IE0=1).
		Write 1 to clear this bit to zero
		Channel 0 Capture Function Enable
		1 = Enable capture function on PWM group channel 0.
		0 = Disable capture function on PWM group channel 0
[3]	CAPCH0EN	When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 0 Interrupt.
		<u> </u>

- 313 -

nuvoton

		Channel 0 Falling Latch Interrupt Enable
		1 = Enable falling latch interrupt
[2]	FL_IE0	0 = Disable falling latch interrupt
		When Enable, if Capture detects PWM group channel 0 has falling transition, Capture issues an Interrupt.
	RL_IE0	Channel 0 Rising Latch Interrupt Enable
		1 = Enable rising latch interrupt
[1]		0 = Disable rising latch interrupt
		When Enable, if Capture detects PWM group channel 0 has rising transition, Capture issues an Interrupt.
		Channel 0 Inverter Enable
[0]	INV0	1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer
		0 = Inverter disable

- 314 -



Capture Control Register (CCR2)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x54	R/W	PWM Group A Capture Control Register	0x0000_0000
CCR2	PWMB_BA+0x54	R/W	PWM Group B Capture Control Register (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
CFLRI3	CRLRI3	Reserved	CAPIF3	CAPCH3EN	FL_IE3	RL_IE3	INV3		
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
CFLRI2	CRLRI2	Reserved	CAPIF2	CAPCH2EN	FL_IE2	RL_IE2	INV2		

Bits	Descriptions	Descriptions					
[31:24]	Reserved	Reserved					
		CFLR3 Latched Indicator Bit					
[22]	CFLRI3	When PWM group input channel 3 has a falling transition, CFLR3 was latched with the value of PWM down-counter and this bit is set by hardware.					
[23]	CFLRIS	In Medium Density, software can write 0 to clear this bit to zero.					
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.					
		CRLR3 Latched Indicator Bit					
[22]	CRLRI3	When PWM group input channel 3 has a rising transition, CRLR3 was latched with the value of PWM down-counter and this bit is set by hardware.					
[22]	CKLKIS	In Medium Density, software can write 0 to clear this bit to zero.					
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.					
[21]	Reserved	Reserved					
		Channel 3 Capture Interrupt Indication Flag					
[20]	CAPIF3	If PWM group channel 3 rising latch interrupt is enabled (CRL_IE3=1), a rising transition occurs at PWM group channel 3 will result in CAPIF3 to high; Similarly, a falling transition will cause CAPIF3 to be set high if PWM group channel 3 falling latch interrupt is enabled (CFL_IE3=1).					
		Write 1 to clear this bit to zero					
		Channel 3 Capture Function Enable					
[19]	CAPCH3EN	1 = Enable capture function on PWM group channel 3					
[0 = Disable capture function on PWM group channel 3					
		When Enable, Capture latched the PWM-counter and saved to CRLR (Rising latch)					



г	ı	and CFLR (Falling latch).
		, , ,
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 3 Interrupt.
		Channel 3 Falling Latch Interrupt Enable
		1 = Enable falling latch interrupt
[18]	CFL_IE3	0 = Disable falling latch interrupt
		When Enable, if Capture detects PWM group channel 3 has falling transition, Capture issues an Interrupt.
		Channel 3 Rising Latch Interrupt Enable
		1 = Enable rising latch interrupt
[17]	CRL_IE3	0 = Disable rising latch interrupt
		When Enable, if Capture detects PWM group channel 3 has rising transition, Capture issues an Interrupt.
		Channel 3 Inverter Enable
[16]	INV3	1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer
		0 = Inverter disable
[15:8]	Reserved	Reserved
		CFLR2 Latched Indicator Bit
1	OF! DIO	When PWM group input channel 2 has a falling transition, CFLR2 was latched with the value of PWM down-counter and this bit is set by hardware.
[7]	CFLRI2	In Medium Density, software can write 0 to clear this bit to zero.
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.
		CRLR2 Latched Indicator Bit
101	CRLRI2	When PWM group input channel 2 has a rising transition, CRLR2 was latched with the value of PWM down-counter and this bit is set by hardware.
[6]	CRERIZ	In Medium Density, software can write 0 to clear this bit to zero.
		In Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1.
[5]	Reserved	Reserved
		Channel 2 Capture Interrupt Indication Flag
[4]	CAPIF2	If PWM group channel 2 rising latch interrupt is enabled (CRL_IE2=1), a rising transition occurs at PWM group channel 2 will result in CAPIF2 to high; Similarly, a falling transition will cause CAPIF2 to be set high if PWM group channel 2 falling latch interrupt is enabled (CFL_IE2=1).
		Write 1 to clear this bit to zero
		Channel 2 Capture Function Enable
		1 = Enable capture function on PWM group channel 2
[3]		0 = Disable capture function on PWM group channel 2
	CAPCH2EN	When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).
		When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 2 Interrupt.
101	05: 150	Channel 2 Falling Latch Interrupt Enable
[2]	CFL_IE2	1 = Enable falling latch interrupt
		•

- 316 -

nuvoton

		0 = Disable falling latch interrupt
		When Enable, if Capture detects PWM group channel 2 has falling transition, Capture issues an Interrupt.
		Channel 2 Rising Latch Interrupt Enable
	CRL_IE2	1 = Enable rising latch interrupt
[1]		0 = Disable rising latch interrupt
		When Enable, if Capture detects PWM group channel 2 has rising transition, Capture issues an Interrupt.
		Channel 2 Inverter Enable
[0]	INV2	1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer
		0 = Inverter disable



Capture Rising Latch Register3-0 (CRLR3-0)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x58	R	PWM Group A Capture Rising Latch Register (channel 0)	0x0000_0000
CRLR0	PWMB_BA+0x58	R	PWM Group B Capture Rising Latch Register (channel 0) (Medium Density Only)	0x0000_0000
CRLR1	PWMA_BA+0x60	R	PWM Group A Capture Rising Latch Register (channel 1)	0x0000_0000
	PWMB_BA+0x60	R	PWM Group B Capture Rising Latch Register (channel 1) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x68	R	PWM Group A Capture Rising Latch Register (channel 2)	0x0000_0000
CRLR2	PWMB_BA+0x68	R	PWM Group B Capture Rising Latch Register (channel 2) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x70	R	PWM Group A Capture Rising Latch Register (channel 3)	0x0000_0000
CRLR3	PWMB_BA+0x70	R	PWM Group B Capture Rising Latch Register (channel 3) (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			CRLR	([15:8]			
7	6	5	4	3	2	1	0
	CRLRx [7:0]						

Bits	Descriptions					
[31:16]	Reserved	Reserved				
[15:0]	CRLRx	Capture Rising Latch Register Latch the PWM counter when Channel 0/1/2/3 has rising transition.				



Capture Falling Latch Register3-0 (CFLR3-0)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x5C	R	PWM Group A Capture Falling Latch Register (channel 0)	0x0000_0000
CFLR0	PWMB_BA+0x5C	R	PWM Group B Capture Falling Latch Register (channel 0) (Medium Density Only)	0x0000_0000
CFLR1	PWMA_BA+0x64	R	PWM Group A Capture Falling Latch Register (channel 1)	0x0000_0000
	PWMB_BA+0x64	R	PWM Group B Capture Falling Latch Register (channel 1) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x6C	R	PWM Group A Capture Falling Latch Register (channel 2)	0x0000_0000
CFLR2	PWMB_BA+0x6C	R	PWM Group B Capture Falling Latch Register (channel 2) (Medium Density Only)	0x0000_0000
	PWMA_BA+0x74	R	PWM Group A Capture Falling Latch Register (channel 3)	0x0000_0000
CFLR3	PWMB_BA+0x74	R	PWM Group B Capture Falling Latch Register (channel 3) (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	CFLRx [15:8]						
7	6	5	4	3	2	1	0
CFLRx [7:0]							

Bits	Descriptions				
[31:16]	Reserved	Reserved Reserved			
[15:0]	CFLRx Capture Falling Latch Register Latch the PWM counter when Channel 01/2/3 has Falling transition.				



Capture Input Enable Register (CAPENR)

Register	ter Offset R/W Description		Reset Value	
	PWMA_BA+0x78	R/W	PWM Group A Capture Input 0~3 Enable Register	0x0000_0000
CAPENR	PWMB_BA+0x78		PWM Group B Capture Input 0~3 Enable Register (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	Reserved				CAP	ENR	

Bits	Descriptions				
		Capture Input Enable Register			
		There are four capture inputs from pad. Bit0~Bit3 are used to control each input enable or disable.			
		0 = Disable (PWMx multi-function pin input does not affect input capture function.)			
		1 = Enable (PWMx multi-function pin input will affect its input capture function.)			
		CAPENR			
		Bit 3210 for PWM group A			
[3:0]	CAPENR	Bit xxx1 → Capture channel 0 is from pin PA.12			
		Bit xx1x → Capture channel 1 is from pin PA.13			
		Bit x1xx → Capture channel 2 is from pin PA.14			
		Bit 1xxx → Capture channel 3 is from pin PA.15			
		Bit 3210 for PWM group B			
		Bit xxx1 → Capture channel 0 is from pin PE.11			
		Bit xx1x → Capture channel 1 is from pin PE.5			
		Bit x1xx → Capture channel 2 is from pin PE.0			
		Bit 1xxx → Capture channel 3 is from pin PE.1			



PWM Output Enable Register (POE)

Register	Offset	R/W	Description	Reset Value
	PWMA_BA+0x7C	R/W	PWM Group A Output Enable Register for channel 0~3	0x0000_0000
POE	PWMB_BA+0x7C		PWM Group B Output Enable Register for channel 0~3 (Medium Density Only)	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
	Reserved				PWM2	PWM1	PWM0

Bits	Descriptions				
		Channel 3 Output Enable Register			
[3]	PWM3	1 = Enable PWM channel 3 output to pin			
ادا	F WWW.S	0 = Disable PWM channel 3 output to pin			
		Note: The corresponding GPIO pin also must be switched to PWM function			
		Channel 2 Output Enable Register			
[0]	PWM2	1 = Enable PWM channel 2 output to pin			
[2]	PVVIVIZ	0 = Disable PWM channel 2 output to pin			
		Note: The corresponding GPIO pin also must be switched to PWM function			
		Channel 1 Output Enable Register			
[4]	PWM1	1 = Enable PWM channel 1 output to pin			
[1]		0 = Disable PWM channel 1 output to pin			
		Note: The corresponding GPIO pin also must be switched to PWM function			
		Channel 0 Output Enable Register			
[0]	PWM0	1 = Enable PWM channel 0 output to pin			
[0]		0 = Disable PWM channel 0 output to pin			
		Note: The corresponding GPIO pin also must be switched to PWM function			



5.8 Real Time Clock (RTC)

5.8.1 Overview

Real Time Clock (RTC) controller provides user the real time and calendar message. The clock source of RTC is from an external 32.768 kHz crystal connected at pins X32l and X32O (reference to pin descriptions) or from an external 32.768 kHz oscillator output fed at pin X32l. The RTC controller provides the time message (second, minute, hour) in Time Loading Register (TLR) as well as calendar message (day, month, year) in Calendar Loading Register (CLR). The data message is expressed in BCD format. It also offers alarm function that user can preset the alarm time in Time Alarm Register (TAR) and alarm calendar in Calendar Alarm Register (CAR).

The RTC controller supports periodic Time Tick and Alarm Match interrupts. The periodic interrupt has 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second which are selected by TTR (TTR[2:0]). When RTC counter in TLR and CLR is equal to alarm setting time registers TAR and CAR, the alarm interrupt flag (RIIR.AIF) is set and the alarm interrupt is requested if the alarm interrupt is enabled (RIER.AIER=1). The RTC Time Tick if Wakeup CPU function is enabled (TWKE (TTR[3])=1) and Alarm Match can cause CPU wakeup from sleep or power-down mode.

5.8.2 Features

- There is a time counter (second, minute, hour) and calendar counter (day, month, year) for user to check the time
- Alarm register (second, minute, hour, day, month, year)
- 12-hour or 24-hour mode is selectable
- Leap year compensation automatically
- Day of week counter
- Frequency compensate register (FCR)
- All time and calendar message is expressed in BCD code
- Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Support RTC Time Tick and Alarm Match interrupt
- Support wake up CPU from sleep or power-down mode

5.8.3 Block Diagram

The block diagram of Real Time Clock is depicted as following:




Figure 5-48 RTC Block Diagram



5.8.4 Function Description

5.8.4.1 Access to RTC register

Due to clock difference between RTC clock and system clock, when user write new data to any one of the registers, the register will not be updated until 2 RTC clocks later (60us).

In addition, user must be aware that RTC controller does not check whether loaded data is out of bounds or not. RTC does not check rationality between DWR and CLR either.

5.8.4.2 RTC Initiation

When RTC controller is power on, user has to write a number (0xA5EB1357) to INIR to reset all logic. INIR acts as hardware reset circuit. Once INIR has been set as 0xA5EB1357, there is no action for RTC if any value is programmed into INIR register.

5.8.4.3 RTC Read/Write Enable

Register AER bit 15~0 is served as RTC read/write password to protect RTC registers. AER bit 15~0 has to be set as 0xA965 to enable access restriction. Once it is set, it will take effect 512 RTC clocks later (about 15ms). Programmer can read RTC enabled status flag in AER.ENF to check whether if RTC controller start operating or not.

5.8.4.4 Frequency Compensation

The RTC FCR allows software to make digital compensation to a clock input. The frequency of clock input must be in the range from 32776Hz to 32761Hz. User can utilize a frequency counter to measure RTC clock on one of GPIO pin during manufacture, and store the value in Flash memory for retrieval when the product is first power on. Following are the compensation examples for higher or lower frequency clock input.

Example 1:

Frequency counter measurement : 32773.65Hz (> 32768 Hz)

Integer part: 32773 => 0x8005

FCR.Integer = 0x05 - 0x01 + 0x08 = 0x0c

Fraction part: $0.65 \times 60 = 39 => 0 \times 27$

FCR.Fraction = 0x27

Example 2

Frequency counter measurement : 32765.27Hz (≤ 32768 Hz)

Integer part: 32765 => 0x7FFD

FCR.Integer = 0x0A - 0x01 - 0x08 = 0x04

Fraction part: $0.27 \times 60 = 16.2 = 0 \times 10$

FCR.Fraction = 0x10

5.8.4.5 Time and Calendar counter

TLR and CLR are used to load the time and calendar. TAR and CAR are used for alarm. They are all represented by BCD.

- 324 -

5.8.4.6 12/24 hour Time Scale Selection

The 12/24 hour time scale selection depends on TSSR bit 0.



5.8.4.7 Day of the week counter

The RTC controller provides day of week in Day of the Week Register (DWR). The value is defined from 0 to 6 to represent Sunday to Saturday respectively.

5.8.4.8 Periodic Time Tick Interrupt

The periodic interrupt has 8 period option 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second which are selected by TTR.TTR[2:0]. When periodic time tick interrupt is enabled by setting RIER.TIER to 1, the Periodic Time Tick Interrupt is requested periodically in the period selected by TTR register.

5.8.4.9 Alarm interrupt

When RTC counter in TLR and CLR is equal to alarm setting time TAR and CAR the alarm interrupt flag (RIIR.AIF) is set and the alarm interrupt is requested if the alarm interrupt is enabled (RIER.AIER=1).

5.8.4.10 Application note:

- 1. TAR, CAR, TLR and CLR registers are all BCD counter.
- 2. Programmer has to make sure that the loaded values are reasonable. For example, Load CLR as 201a (year), 13 (month), 00 (day), or CLR does not match with DWR, etc.
- 3. Reset state:

Register	Reset State
AER	0
CLR	05/1/1 (year/month/day)
TLR	00:00:00 (hour : minute : second)
CAR	00/00/00 (year/month/day)
TAR	00:00:00 (hour : minute : second)
TSSR	1 (24 hr mode)
DWR	6 (Saturday)
RIER	0
RIIR	0
LIR	0
TTR	0

4. In TLR and TAR, only 2 BCD digits are used to express "year". We assume 2 BCD digits of xY denote 20xY, but not 19xY or 21xY.

Publication Release Date: Oct 22, 2010 Revision V1.06

- 325 -



5.8.5 Register Map

 $\boldsymbol{R}:$ read only, $\boldsymbol{W}:$ write only, $\boldsymbol{R/W}:$ both read and write

Register	Offset	R/W	Description	Reset Value
RTC_BA = 0	x4000_8000			
INIR	RTC_BA+0x00 R/W		RTC Initiation Register	0x0000_0000
AER	RTC_BA+0x04	R/W	RTC Access Enable Register	0x0000_0000
FCR	RTC_BA+0x08	R/W	RTC Frequency Compensation Register	0x0000_0700
TLR	RTC_BA+0x0C	R/W	Time Loading Register	0x0000_0000
CLR	RTC_BA+0x10	R/W	Calendar Loading Register	0x0005_0101
TSSR	RTC_BA+0x14	R/W	Time Scale Selection Register	0x0000_0001
DWR	RTC_BA+0x18	R/W	Day of the Week Register	0x0000_0006
TAR	RTC_BA+0x1C	R/W	Time Alarm Register	0x0000_0000
CAR	RTC_BA+0x20	R/W	Calendar Alarm Register	0x0000_0000
LIR	RTC_BA+0x24	R	Leap year Indicator Register	0x0000_0000
RIER	RTC_BA+0x28	R/W	RTC Interrupt Enable Register	0x0000_0000
RIIR	RTC_BA+0x2C	R/C	RTC Interrupt Indicator Register	0x0000_0000
TTR	RTC_BA+0x30	R/W	RTC Time Tick Register	0x0000_0000

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 326 -



5.8.6 Register Description

RTC Initiation Register (INIR)

Register	Offset	R/W	Description	Reset Value
INIR	RTC_BA+0x00	R/W	RTC Initiation Register	0x0000_0000

31	30	29	28	27	26	25	24			
	INIR									
23	22	21	20	19	18	17	16			
			IN	IR						
15	14	13	12	11	10	9	8			
	INIR									
7	6	5	4	3	2	1	0			
INIR							INIR/Active			

Bits	Descriptions	
		RTC Initiation
[31:0]	INIR	When chip is power on, RTC timer counter is at unknown state because RTC timer counter reset is individual with chip reset; user has to write a number (0xA5EB1357) to INIR to reset RTC controller to initialize RTC controller.
		RTC Active Status (Read only)
[0]	Active	0 = RTC is at reset state
		1 = RTC is at normal active state.



RTC Access Enable Register (AER)

Register	Offset	R/W	Description	Reset Value
AER	RTC_BA+0x04	R/W	RTC Access Enable Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
AER										
7	6	5	4	3	2	1	0			
AER										

Bits	Descriptions							
[31:17]	Reserved	Reserved	Reserved					
		RTC Register Access E	nable Flag (l	Read only)				
		1 = RTC register read/wr	rite enable					
		0 = RTC register read/wr	rite disable					
		This bit will be set after A 512 RTC clock or AER[1	AER[15:0] reg 5:0] is not 0x/	ister is load a 0xA965, ar A965.	nd be clear automatically			
		Register AER.ENF	1	0				
		INIR	R/W	R/W				
		AER	R/W	R/W				
		FCR	R/W	-				
[16]	ENF	TLR	R/W	R				
[10]	LINI	CLR	R/W	R				
		TSSR	R/W	R/W				
		DWR	R/W	R				
		TAR	R/W	-				
		CAR	R/W	-				
		LIR	R	R				
		RIER	R/W	R/W				
		RIIR	R/C	R/C				
		TTR	R/W	-				
[15:0]	AER	RTC Register Access E	nable Passw	vord (Write only)				
[13.0]	AER	0xA965 = Enable RTC a	access					

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 328 -



Others = Disable RTC access



RTC Frequency Compensation Register (FCR)

Register	Offset	R/W	Description	Reset Value
FCR	RTC_BA+0x08	R/W	Frequency Compensation Register	0x0000_0700

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved				INTEGER					
7	6	5	4	3	2	1	0			
Rese	erved	FRACTION								

Bits	Descriptions								
[31:12]	Reserved	Reserved							
		Integer Part	Integer Part						
		Integer part of detected value	FCR[11:8]	Integer part of detected value	FCR[11:8]				
		32776	1111	32768	0111				
	INTEGER	32775	1110	32767	0110	1			
[11:8]		32774	1101	32766	0101				
		32773	1100	32765	0100				
		32772	1011	32764	0011				
		32771	1010	32763	0010				
		32770	1001	32762	0001				
		32769	1000	32761	0000				
	FRACTION	Fraction Part							
[5:0]		Formula = (fraction Note: Digit in FCR examples.			number. Refer to	5.8.4.4 for the			

Note: This register can be read back after the RTC register access enable bit ENF (AER[16]) is active.



RTC Time Loading Register (TLR)

Register	Offset	R/W	Description	Reset Value
TLR	RTC_BA+0x0C	R/W	Time Loading Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
Rese	erved	10	HR		1H	lR	
15	14	13	12	11	10	9	8
Reserved		10MIN			1M	IIN	
7	6	5	4	3	2	1	0
Reserved		10SEC			18	EC	

Bits	Descriptions	S
[31:22]	Reserved	Reserved
[21:20]	10HR	10 Hour Time Digit (0~2)
[19:16]	1HR	1 Hour Time Digit (0~9)
[15]	Reserved	Reserved
[14:12]	10MIN	10 Min Time Digit (0~5)
[11:8]	1MIN	1 Min Time Digit (0~9)
[7]	Reserved	Reserved
[6:4]	10SEC	10 Sec Time Digit (0~5)
[3:0]	1SEC	1 Sec Time Digit (0~9)

Note:

- 1. TLR is a BCD digit counter and RTC will not check loaded data.
- 2. The reasonable value range is listed in the parenthesis.



RTC Calendar Loading Register (CLR)

Register	Offset	R/W	Description	Reset Value
CLR	RTC_BA+0x10	R/W	Calendar Loading Register	0x0005_0101

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	10Y	EAR			1YE	AR	
15	14	13	12	11	10	9	8
	Reserved		10MON		1 M	ON	
7	6	5	4	3	2	1	0
Rese	erved	100	PAY		1D	AY	

Bits	Descriptions	
[31:24]	Reserved	Reserved
[23:20]	10YEAR	10-Year Calendar Digit (0~9)
[19:16]	1YEAR	1-Year Calendar Digit (0~9)
[15:13]	Reserved	Reserved
[12]	10MON	10-Month Calendar Digit (0~1)
[11:8]	1MON	1-Month Calendar Digit (0~9)
[7:6]	Reserved	Reserved
[5:4]	10DAY	10-Day Calendar Digit (0~3)
[3:0]	1DAY	1-Day Calendar Digit (0~9)

Note:

- 1. TLR is a BCD digit counter and RTC will not check loaded data.
- 2. The reasonable value range is listed in the parenthesis.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 332 -



RTC Time Scale Selection Register (TSSR)

Register	Offset	R/W	Description	Reset Value
TSSR	RTC_BA+0x14	R/W	Time Scale Selection Register	0x0000_0001

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
			Reserved				24H_12H

Bits	Descriptions				
[31:1]	Reserved	Reserved			
		1 = select 24-hour tim	nd TAR are in 24-hour	time scale or 12-hour tii	me scale
		24-hour time scale	12-hour time scale	24-hour time scale	12-hour time scale (PM time + 20)
		00	12(AM12)	12	32(PM12)
		01	01 (AM01)	13	21 (PM01)
		02	02(AM02)	14	22(PM02)
[0]	24H_12H	03	03(AM03)	15	23(PM03)
		04	04 (AM04)	16	24 (PM04)
		05	05(AM05)	17	25(PM05)
		06	06(AM06)	18	26(PM06)
		07	07(AM07)	19	27(PM07)
		08	08(AM08)	20	28(PM08)
		09	09(AM09)	21	29(PM09)
		10	10 (AM10)	22	30 (PM10)
		11	11 (AM11)	23	31 (PM11)



RTC Day of the Week Register (DWR)

Register	Offset	R/W	Description	Reset Value
DWR	RTC_BA+0x18	R/W	Day of the Week Register	0x0000_0006

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
		Reserved				DWR	

Bits	Descriptions		
[31:3]	Reserved	Reserved	
		Day of the	Week Register
		Value	Day of the Week
		0	Sunday
		1	Monday
[2:0]	DWR	2	Tuesday
		3	Wednesday
		4	Thursday
		5	Friday
		6	Saturday

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 334 -



RTC Time Alarm Register (TAR)

Register	Offset	R/W	Description	Reset Value
TAR	RTC_BA+0x1C	R/W	Time Alarm Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
Reserved 10HR			1HR				
15	14	13	12	11	10	9	8
Reserved	d 10MIN			1MIN			
7	6	5	4	3	2	1	0
Reserved	Reserved 10SEC			1SEC			

Bits	Descriptions	Descriptions					
[31:22]	Reserved	Reserved					
[21:20]	10HR	10 Hour Time Digit of Alarm Setting (0~2)					
[19:16]	1HR	1 Hour Time Digit of Alarm Setting (0~9)					
[15]	Reserved	Reserved					
[14:12]	10MIN	10 Min Time Digit of Alarm Setting (0~5)					
[11:8]	1MIN	1 Min Time Digit of Alarm Setting (0~9)					
[7]	Reserved	Reserved					
[6:4]	10SEC	10 Sec Time Digit of Alarm Setting (0~5)					
[3:0]	1SEC	1 Sec Time Digit of Alarm Setting (0~9)					

Note:

- 1. TLR is a BCD digit counter and RTC will not check loaded data.
- 2. The reasonable value range is listed in the parenthesis.
- 3. This register can be read back after the RTC register access enable bit ENF (AER[16]) is active.



RTC Calendar Alarm Register (CAR)

Register	Offset	R/W	Description	Reset Value
CAR	RTC_BA+0x20	R/W	Calendar Alarm Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
10YEAR				1YEAR			
15	14	13	12	11	10	9	8
Reserved			10MON	1MON			
7	6	5	4	3	2 1		0
Reserved 10DA		PAY	1DAY				

Bits	Descriptions	Descriptions					
[31:24]	Reserved	Reserved					
[23:20]	10YEAR	10-Year Calendar Digit of Alarm Setting (0~9)					
[19:16]	1YEAR	1-Year Calendar Digit of Alarm Setting (0~9)					
[15:13]	Reserved	Reserved					
[12]	10MON	10-Month Calendar Digit of Alarm Setting (0~1)					
[11:8]	1MON	1-Month Calendar Digit of Alarm Setting (0~9)					
[7:6]	Reserved	Reserved					
[5:4]	10DAY	10-Day Calendar Digit of Alarm Setting (0~3)					
[3:0]	1DAY	1-Day Calendar Digit of Alarm Setting (0~9)					

Note:

- 1. TLR is a BCD digit counter and RTC will not check loaded data.
- 2. The reasonable value range is listed in the parenthesis.
- 3. This register can be read back after the RTC register access enable bit ENF (AER[16]) is active.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 336 -

nuvoton

RTC Leap year Indication Register (LIR)

Register	Offset	R/W	Description	Reset Value
LIR	RTC_BA+0x24	R	RTC Leap year Indication Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved						LIR		

Bits	Descriptions				
[31:1]	Reserved	eserved Reserved			
		Leap Year Indication REGISTER (Real only).			
[0]	LIR	1 = It indicate that this year is leap year			
		0 = It indicate that this year is not a leap year			

nuvoton

RTC Interrupt Enable Register (RIER)

Register	Offset	R/W	Description	Reset Value
RIER	RTC_BA+0x28	R/W	RTC Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	Reserved					TIER	AIER

Bits	Descriptions	Descriptions			
[31:2]	Reserved	Reserved Reserved			
[1]	TIER	Time Tick Interrupt Enable 1 = RTC Time Tick Interrupt is enabled 0 = RTC Time Tick Interrupt is disabled			
[0]	AIER	Alarm Interrupt Enable 1 = RTC Alarm Interrupt is enabled 0 = RTC Alarm Interrupt is disabled			

- 338 -

OUVOTOO

RTC Interrupt Indication Register (RIIR)

Register	Offset	R/W	Description	Reset Value
RIIR	RTC_BA+0x2C	R/C	RTC Interrupt Indication Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved						TIF	AIF

Bits	Descriptions	
[31:2]	Reserved	Reserved
		RTC Time Tick Interrupt Flag
[1]	TIF	When RTC Time Tick Interrupt is enabled (RIER.TIER=1), RTC controller will set TIF to high periodically in the period selected by TTR[2:0]. This bit is software clear by writing 1 to it.
		1= Indicates RTC Time Tick Interrupt is requested if RIER.TIER=1
		0= Indicates RCT Time Tick Interrupt condition never occurred.
		RTC Alarm Interrupt Flag
[О]	AIF	When RTC Alarm Interrupt is enabled (RIER.AIER=1), RTC controller will set AIF to high once the RTC real time counters TLR and CLR reach the alarm setting time registers TAR and CAR. This bit is software clear by writing 1 to it.
		1= Indicates RTC Alarm Interrupt is requested if RIER.AIER=1
		0= Indicates RCT Alarm Interrupt condition never occurred.



RTC Time Tick Register (TTR)

Register	Offset	R/W	Description	Reset Value
TTR	RTC_BA+0x30	R/C	RTC Time Tick Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved				TWKE		TTR[2:0]	

Bits	Descriptions							
[31:4]	Reserved	Reserved						
		RTC Timer Waker	up CPU Function Enable Bit					
			fore CPU is in power-down mod ned up by RTC controller.	e, when a RTC Time Tick occurs,				
[3]	TWKE	1 = Enable the Wa Time Tick.	keup function that CPU can be wa	aken up from power-down mode by				
		0 = Disable Wakeu	up CPU function by time tick.					
		Note: 1. Tick timer	setting follows TTR[2:0] description	on.				
		2. The CPU	can also be wakeup by alarm mat	tch occur.				
		Time Tick Registe	Time Tick Register					
		The RTC time tick period for Periodic Time Tick Interrupt request.						
		TTR[2:0]	Time tick (second)					
		0	1					
		1	1/2					
		2	1/4					
[2:0]	TTR	3	1/8					
		4	1/16					
		5	1/32					
		6	1/64					
		7	1/128					
		Note: This registe (AER[16]) is active		C register access enable bit ENF				

- 340 -



5.9 Serial Peripheral Interface (SPI)

5.9.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction interface. The NuMicro™ NUC100 Medium Density contains up to four sets of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI controller can be set as a master that can drive up to 2 external peripheral slave devices; it also can be configured as a slave device controlled by an off-chip master device. NuMicro™ NUC100 Low Density contains two sets of SPI controller only.

This controller supports a variable serial clock for special application and it also supports 2 bit transfer mode to connect 2 off-chip slave devices at the same time. The SPI controller also supports PDMA function to access the data buffer.

5.9.2 Features

- Up to four sets of SPI controller for NuMicro™ NUC100 Medium Density
- Up to two sets of SPI controller for NuMicro™ NUC100 Low Density
- Support master or slave mode operation
- Support 1-bit or 2-bit transfer mode
- Configurable bit length up to 32 bits of a transfer word and configurable word numbers up to 2 of a transaction, so the maximum bit length is 64 bits for each data transfer
- Provide burst mode operation, transmit/receive can be transferred up to two times word transaction in one transfer
- Support MSB or LSB first transfer
- 2 device/slave select lines in master mode, but 1 device/slave select line in slave mode
- Support byte reorder in data register
- Support byte or word suspend mode
- Variable output serial clock frequency in master mode
- Support two programmable serial clock frequencies in master mode
- Support two channel PDMA request, one for transmitter and another for receiver

5.9.3 Block Diagram




Figure 5-49 SPI Block Diagram



5.9.4 Function Description

Master/Slave Mode

This SPI controller can be set as master or slave mode by setting the SLAVE bit (SPI_CNTRL[18]) to communicate with the off-chip SPI slave or master device. The application block diagrams in master and slave mode are shown as below. This SPI controller does not support multi-slave in SPI bus if the controller is set as slave mode.




Figure 5-50 SPI Master Mode Application Block Diagram




Figure 5-51 SPI Slave Mode Application Block Diagram



Slave Select

In master mode, this SPI controller can drive up to two off-chip slave devices through the slave select output pins SPISSx0 and SPISSx1. In slave mode, the off-chip master device drives the slave select signal from the SPISSx0 input port to this SPI controller. In master/slave mode, the active level of slave select signal can be programmed to low active or high active in SS_LVL bit (SPI_SSR[2]), and the SS_LTRIG bit (SPI_SSR[4]) defines the slave select signal SPISSx0/1 is level trigger or edge trigger. The selection of trigger condition depends on what type of peripheral slave/master device is connected.

In slave mode, if the SS_LTRIG bit is configured as level trigger, the LTRIG_FLAG bit (SPI_SSR[5]) is used to indicate if both the received number and received bits met the requirement which defines in TX_NUM and TX_BIT_LEN among one transaction done (the transaction done means the slave select has deactivated.).

Level-trigger / Edge-trigger

In slave mode, the slave select signal can be configured as level-trigger or edge-trigger. In edge-trigger, the data transfer starts from an active edge and ends on an inactive edge. If master does not send an inactive edge to slave, the transfer procedure will not be completed and the interrupt flag of slave will not be set. In level-trigger, the following two conditions will terminate the transfer procedure and the interrupt flag of slave will be set. The first condition, if master set the slave select pin to inactive level, it will force slave device to terminate the current transfer no matter how many bits have been transferred and the interrupt flag will be set. User can read the status of LTRIG_FLAG bit to check if the data has been completely transferred. The second condition is that if the number of transferred bits matches the settings of TX_NUM and TX_BIT_LEN, the interrupt flag of slave will be set.

Automatic Slave Select

In master mode, if the bit AUTOSS (SPI_SSR[3]) is set, the slave select signals will be generated automatically and output to SPISSx0 and SPISSx1 pins according to SSR[0] (SPI_SSR[0]) and SSR[1] (SPI_SSR[1]) whether be enabled or not. It means that the slave select signals, which is enabled in SSR[1:0] register is asserted by the SPI controller when transmit/receive is started by setting the GO_BUSY bit (SPI_CNTRL[0]) and is de-asserted after the data transfer is finished. If the AUTOSS bit is cleared, the slave select output signals are asserted and de-asserted by manual setting and clearing the related bits in SPI_SSR[1:0] register. The active level of the slave select output signals is specified in SS_LVL bit (SPI_SSR[2]).

Serial Clock

In master mode, set the DIVIDER1 bits (SPI_DIVIDER[15:0]) to program the output frequency of serial clock to the SPICLK output port. It also supports a variable serial clock if the VARCLK_EN bit (SPI_CTL[23]) is enabled. In this case, the output frequency of serial clock can be programmed as one of the two different frequencies which depend on the value of DIVIDER1 (SPI_DIVIDER[15:0]) and DIVIDER2 (SPI_DIVIDER[31:16]). The decision of the variable serial clock for each cycle is depended on the SPI_VARCLK register.

In slave mode, the off-chip master device drives the serial clock through the SPICLK input port to this SPI controller.



Variable Serial Clock Frequency

In master mode, the output of serial clock can be programmed as variable frequency pattern if the Variable Clock Enable bit VARCLK_EN (SPI_CNTRL[23]) is enabled. The frequency pattern format is defined in VARCLK (SPI_VARCLK[31:0]) register. If the bit content of VARCLK is '0' the output frequency is according with the DIVIDER (SPI_DIVIDER[15:0]) and if the bit content of VARCLK is '1', the output frequency is according to the DIVIDER2 (SPI_DIVIDER[31:16]). Figure 5-52 is the timing relationship among the serial clock (SPICLK), the VARCLK, the DIVIDER and the DIVIDER2 registers. A two-bit combination in the VARCLK defines one clock cycle. The bit field VARCLK[31:30] defines the first clock cycle of SPICLK. The bit field VARCLK[29:28] defines the second clock cycle of SPICLK and so on. The clock source selections are defined in VARCLK and it must be set 1 cycle before the next clock option. For example, if there are 5 CLK1 cycle in SPICLK, the VARCLK shall set 9 '0' in the MSB of VARCLK. The 10th shall be set as '1' in order to switch the next clock source is CLK2. Note that when enable the VARCLK_EN bit, the setting of TX BIT LEN must be programmed as 0x10 (16 bits mode only).




Figure 5-52 Variable Serial Clock Frequency

Clock Polarity

The CLKP bit (SPI_CTL[11]) defines the serial clock idle state in master mode only. If CLKP = 1, the output SPICLK is idle at high state, otherwise it is at low state if CLKP = 0. For variable serial clock, it works in CLKP = 0 only.

Transmit/Receive Bit Length

The bit length of a transaction word is defined in TX_BIT_LEN bit field (SPI_CNTRL[7:3]). It can be configured up to 32 bits length in a transaction word for transmitting and receiving.




Figure 5-53 32-Bit in one Transaction

Burst Mode

SPI controller can switch to burst mode by setting TX_NUM bit field (SPI_CNTRL[9:8]) to 0x01. In burst mode, SPI can transmit/receive two transactions in one transfer. The SPI burst mode waveform is showed below:




Figure 5-54 Two Transactions in One Transfer (Burst Mode)

LSB First

The LSB bit (SPI_CNTRL[10]) defines the data transmission either from LSB or MSB firstly to start to transmit/receive data.

Transmit Edge

The TX_NEG bit (SPI_CNTRL[2]) defines the data transmitted out either at negative edge or at positive edge of serial clock SPICLK.

Receive Edge

The Rx_NEG bit (SPI_CNTRL[1]) defines the data received in either at negative edge or at positive edge of serial clock SPICLK.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 346 -



Word Suspend

These four bits field of SP_CYCLE (SPI_CNTRL[15:12]) provide a configurable suspend interval 2 ~ 17 serial clock periods between two successive transaction words in master mode. The suspend interval is from the last falling clock edge of the preceding transaction word to the first rising clock edge of the following transaction word if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge of the preceding transaction word to the falling clock edge of the following transaction word. The default value of SP_CYCLE is 0x0 (2 serial clock cycles), but set these bits field has no any effects on data transaction process if TX_NUM = 0x00.

Byte Reorder

When the transfer is set as MSB first (LSB = 0) and the REORDER is enabled, the data stored in the TX buffer and RX buffer will be rearranged in the order as [BYTE0, BYTE1, BYTE2, BYTE3] in TX_BIT_LEN = 32 bits mode, and the sequence of transmitted/received data will be BYTE0, BYTE1, BYTE2, and then BYTE3. If the TX_BIT_LEN is set as 24-bits mode, the data in TX buffer and RX buffer will be rearranged as [unknown byte, BYTE0, BYTE1, BYTE2] and the BYTE0, BYTE1, and BYTE2 will be transmitted/received data step by step in MSB first. The rule of 16-bits mode is the same as above.




Figure 5-55 Byte Reorder



Byte Suspend

In master mode, if SPI_CNTRL[19] is set to 1, the hardware will insert a suspend interval $2 \sim 17$ serial clock periods between two successive bytes in a transaction word. The byte suspend setting is the same as the word that using the common bit field of SP_CYCLE register. Note that when enable the byte suspend function, the setting of TX_BIT_LEN must be programmed as 0x00 only (32 bits per transaction word).




Figure 5-56 Timing Waveform for Byte Suspend

REORDER	Description
00	Disable both byte reorder function and byte suspend interval.
01	Enable byte reorder function and insert a byte suspend internal (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 (32 bits/ word)
10	Enable byte reorder function but disable byte suspend function
11	Disable byte reorder function, but insert a suspend interval (2~17 SPICLK) among each byte. The setting of TX_BIT_LEN must be configured as 0x00 (32 bits/ word)

Table 5-6 Byte Order and Byte Suspend Conditions

Interrupt

Each SPI controller can generates an individual interrupt when data transfer is finished and the respective interrupt event flag IF (SPI_CNTRL[16]) will be set. The interrupt event flag will generates an interrupt to CPU if the interrupt enable bit IE (SPI_CNTRL[17]) is set. The interrupt event flag IF can be cleared only by writing 1 to it.

- 348 -

Two Bit Transfer Mode

This SPI controller also supports two-bit transfer mode when enabling the TWOB bit (SPI_CNTRL[22]). When the TWOB bit is enabled, it can transmit and receives two-bit serial data simultaneously. The 1st bit through the MOSIx0 and MISOx0 pins to transmit the data from the SPI_TX0 register and receive the data into the SPI_RX0 register. The 2nd bit through the MOSIx1 and MISOx1 pins to transmit the data from the SPI_TX1 register and receive the data into the SPI_RX1 register. Note that when enable the TWOB bit, the setting of TX_NUM must be programmed as 0x00 only.




Figure 5-57 Two Bits Transfer Mode

5.9.5 Timing Diagram

In master/slave mode, the active level of device/slave select (SPISSx) signal can be programmed to low active or high active in SS_LVL bit (SPI_SSR[2]), but the SPISSx0/1 is level trigger or edge trigger which is defined in SS LTRIG bit (SPI SSR[4]). The serial clock (SPICLK) idle state can be configured as high state or low state by setting the CLKP bit (SPI CNTRL[11]). It also provides the bit length of a transaction word in TX_BIT_LEN (SPI_CNTRL[7:3]), the transfer number in TX NUM (SPI CNTRL[8]), and transmit/receive data from MSB or LSB first in LSB bit (SPI CNTRL[10]). Users also can select which edge of serial clock to transmit/receive data in TX NEG/RX NEG (SPI CNTRL[2:1]) registers. Four SPI timing diagrams for master/slave operations and the related settings are shown as below.




Figure 5-58 SPI Timing in Master Mode

- 350 -




Figure 5-59 SPI Timing in Master Mode (Alternate Phase of SPICLK)




Figure 5-60 SPI Timing in Slave Mode




Figure 5-61 SPI Timing in Slave Mode (Alternate Phase of SPICLK)

- 352 -



5.9.6 Programming Examples

Example 1, SPI controller is set as a master to access an off-chip slave device with following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from MSB first
- SPICLK is idle at low state
- Only one byte of data to be transmitted/received in a transaction
- Slave select signal is active low

Basically, the specification of the connected off-chip slave device should be referred in details before the following steps:

- Set the DIVIDER (SPI_DIVIDER[15:0]) register to determine the output frequency of serial clock.
- 2. Write the SPI_SSR register a proper value for the related settings of master mode, in this case, for example, to disable the Automatic Slave Select bit AUTOSS (SPI_SSR[3] = 0), select low level trigger output of slave select signal in the Slave Select Active Level bit SS_LVL (SPI_SSR[2] = 0), and select which slave select signal will be output at the IO pin by setting the respective Slave Select Register bits SSR[0] or SSR[1] (SPI_SSR[1:0]) to active the off-chip slave devices.
- 3. Write the related settings into the SPI_CNTRL register to control this SPI master actions, set this SPI controller as master device in SLAVE bit (SPI_CNTRL[18] = 0), force the serial clock idle state at low in CLKP bit (SPI_CNTRL[11] = 0), select data transmitted at negative edge of serial clock in TX_NEG bit (SPI_CNTRL[2] = 1), select data latched at positive edge of serial clock in RX_NEG bit (SPI_CNTRL[1] = 0), set the bit length of word transfer as 8 bits in TX_BIT_LEN bit field (SPI_CNTRL[7:3] = 0x08), set only one time of word transaction in TX_NUM (SPI_CNTRL[9:8] = 0x0), set MSB transfer first in LSB bit (SPI_CNTRL[10] = 0), and don't care the SP_CYCLE bit field (SPI_CNTRL[15:12]) due to not burst mode in this case.
- 4. If this SPI master will transmits (writes) one byte data to the off-chip slave device, write the byte data that will be transmitted into the TX0[7:0] (SPI_TX0[7:0]) register.
- 5. If this SPI master just only receives (reads) one byte data from the off-chip slave device, you don't need to care what data will be transmitted and just write 0xFF into the SPI_TX0[7:0] register.
- 6. Enable the GO_BUSY bit (SPI_CNTRL[0] = 1) to start the data transfer at the SPI interface.
- 7. Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set) or just polling the GO_BUSY bit till it be cleared to 0 by hardware automatically.
- 8. Read out the received one byte data from RX0[7:0] (SPI_RX0[7:0]) register.
- 9. Go to 4) to continue another data transfer or set SSR[0] or SSR[1] to 0 to inactivate the off-chip slave devices.

nuvoton

Example 2, SPI controller is set as a slave device that controlled by an off-chip master device, and supposes the off-chip master device to access the on-chip SPI slave controller through the SPI interface with the following specifications:

- Data bit is latched on positive edge of serial clock
- Data bit is driven on negative edge of serial clock
- Data is transferred from LSB first
- SPICLK is idle at high state
- Only one byte of data to be transmitted/received in a transaction
- Slave select signal is high level trigger

Basically, the specification of the connected off-chip master device should be referred in details before the following steps:

- 1. Select high level and level trigger for the input of slave select signal in the Slave Select Active Level bit SS_LVL (SPI_SSR[2] = 1) and the Slave Select Level Trigger bit SS_LTRIG (SPI_SSR[4] = 1).
- Write the related settings into the SPI_CNTRL register to control this SPI slave actions, set this SPI controller as slave device in SLAVE bit (SPI_CNTRL[18] = 1), select the serial clock idle state at high in CLKP bit (SPI_CNTRL[11] = 1), select data transmitted at negative edge of serial clock in TX_NEG bit (SPI_CNTRL[2] = 1), select data latched at positive edge of serial clock in RX_NEG bit (SPI_CNTRL[1] = 0), set the bit length of word transfer as 8 bits in TX_BIT_LEN bit field (SPI_CNTRL[7:3] = 0x08), set only one time of word transaction in TX_NUM (SPI_CNTRL[9:8] = 0x0), set LSB transfer first in LSB bit (SPI_CNTRL[10] = 1), and don't care the SP_CYCLE bit field (SPI_CNTRL[15:12]) due to not burst mode in this case.
- 3. If this SPI slave will transmits (be read) one byte data to the off-chip master device, write the byte data that will be transmitted into the TX0[7:0] (SPI_TX0[7:0]) register.
- 4. If this SPI slave just only receives (be written) one byte data from the off-chip master device, you don't care what data will be transmitted and just write 0xFF into the SPI_TX0[7:0] register.
- 5. Enable the GO_BUSY bit (SPI_CNTRL[0] = 1) to wait for the slave select trigger input and serial clock input from the off-chip master device to start the data transfer at the SPI interface.
- 6. Waiting for SPI interrupt occurred (if the Interrupt Enable IE bit is set) or just polling the GO BUSY bit till it be cleared to 0 by hardware automatically.
- 7. Read out the received one byte data from RX[7:0] (SPI_RX0[7:0]) register.
- 8. Go to 3) to continue another data transfer or disable the GO_BUSY bit to stop data transfer.

- 354 -



5.9.7 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value			
SPIO_BA = 0x4	SPI0_BA = 0x4003_0000						
SPI1_BA = 0x4	4003_4000						
SPI2_BA = 0x4	4013_0000						
SPI3_BA = 0x4	4013_4000						
SPI_CNTRL	SPIx_BA+0x00	R/W	Control and Status Register	0x0500_0004			
SPI_DIVIDER	SPIx_BA+0x04	R/W	Clock Divider Register	0x0000_0000			
SPI_SSR	SPIx_BA+0x08	R/W	Slave Select Register	0x0000_0000			
SPI_RX0	SPIx_BA+0x10	R	Data Receive Register 0	0x0000_0000			
SPI_RX1	SPIx_BA+0x14	R	Data Receive Register 1	0x0000_0000			
SPI_TX0	SPIx_BA+0x20	W	Data Transmit Register 0	0x0000_0000			
SPI_TX1	SPIx_BA+0x24	W	Data Transmit Register 1	0x0000_0000			
SPI_VARCLK	SPIx_BA+0x34	R/W	Variable Clock Pattern Register	0x007F_FF87			
SPI_DMA	SPIx_BA+0x38	R/W	SPI DMA Control Register	0x0000_0000			

Note: When software programs CNTRL, the GO_BUSY bit should be written last.



5.9.8 Register Description

SPI Control and Status Register (SPI_CNTRL)

Register	Offset	R/W	Description	Reset Value
SPI_CNTRL	SPIx_BA+0x00	R/W	Control and Status Register	0x0500_0004

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
VARCLK_EN	TWOB	Reserved	REO	RDER	SLAVE	IE	IF
15	14	13	12	11	10	9	8
	SP_CYCLE				LSB	TX_	NUM
7	6	5	4	3	2	1	0
	TX_BIT_LEN					RX_NEG	GO_BUSY

Bits	Descriptions	
[31:24]	Reserved	Reserved
		Variable Clock Enable (Master Only)
		1 = The serial clock output frequency is variable. The output frequency is decided by the value of VARCLK, DIVIDER, and DIVIDER2.
[23]	VARCLK_EN	0 = The serial clock output frequency is fixed and decided only by the value of DIVIDER.
		Note that when enable this VARCLK_EN bit, the setting of TX_BIT_LEN must be programmed as 0x10 (16 bits mode)
		Two Bits Transfer Mode Active
		1 = Enable two-bit transfer mode.
[22]	TWOB	0 = Disable two-bit transfer mode.
[]		Note that when enable TWOB, the serial transmitted 2-bit data output are from SPI_TX1/0, and the received 2-bit data input are put in SPI_RX1/0.
		Note that when enable TWOB, the setting of TX_NUM must be programmed as 0x00
[21]	Reserved	Reserved
		Reorder Mode Select
		00 = Disable both byte reorder and byte suspend functions.
[20:19]	REORDER	01 = Enable byte reorder function and insert a byte suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)
		10 = Enable byte reorder function, but disable byte suspend function.
		11 = Disable byte reorder function, but insert a suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word)

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 356 -



		Byte reorder function is only available if TX_BIT_LEN is defined as 16, 24, and 32 bits.
		Slave Mode Indication
[18]	SLAVE	1 = Slave mode
		0 = Master mode
		Interrupt Enable
[17]	IE	1 = Enable SPI/MICROWIRE Interrupt
		0 = Disable SPI/MICROWIRE Interrupt
		Interrupt Flag
		1 = It indicates that the transfer is done. The interrupt flag is set if it was enable.
[16]	IF	0 = It indicates that the transfer dose not finish yet.
		Note: This bit is cleared by writing 1 to itself.
		Suspend Interval (Master Only)
		These four bits provide configurable suspend interval between two successive transmit/receive transaction in a transfer. The suspend interval is from the last falling clock edge of the current transaction to the first rising clock edge of the successive transaction if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge to the falling clock edge. The default value is 0x0. When TX_NUM = 00b, setting this field has no effect on transfer. The desired suspend interval is obtained according to the following equation:
[15:12]	SP_CYCLE	(SP_CYCLE[3:0] + 2) * period of SPICLK
		SP_CYCLE = 0x0 2 SPICLK clock cycle
		SP_CYCLE = 0x1 3 SPICLK clock cycle
		SP_CYCLE = 0xE 16 SPICLK clock cycle
		SP_CYCLE = 0xF 17 SPICLK clock cycle
		Clock Polarity
[11]	CLKP	1 = SPICLK idle high
		0 = SPICLK idle low
		LSB First
[10]	LSB	1 = The LSB is sent first on the line (bit 0 of SPI_TX0/1), and the first bit received from the line will be put in the LSB position in the RX register (bit 0 of SPI_RX0/1).
		0 = The MSB is transmitted/received first (which bit in SPI_TX0/1 and SPI_RX0/1 register that is depends on the TX_BIT_LEN field).
		Numbers of Transmit/Receive Word
		This field specifies how many transmit/receive word numbers should be executed in one transfer.
10.01	TV AILINA	00 = Only one transmit/receive word will be executed in one transfer.
[9:8]	TX_NUM	01 = Two successive transmit/receive words will be executed in one transfer. (burst mode)
		10 = Reserved.
		11 = Reserved.
		Transmit Bit Length
[7:3]	TX_BIT_LEN	This field specifies how many bits are transmitted in one transaction. Up to 32 bits can be transmitted.

- 357 -

nuvoton

		TX_BIT_LEN = 0x01 1 bit
		TX BIT LEN = 0x02 2 bits
		17 <u>_</u> 511_ <u>551</u> _6111
		TX BIT LEN = 0x1F 31 bits
		TX_BIT_LEN = 0x00 32 bits
		Transmit At Negative Edge
[2]	TX_NEG	1 = The transmitted data output signal is changed at the falling edge of SPICLK
		0 = The transmitted data output signal is changed at the rising edge of SPICLK
		Receive At Negative Edge
[1]	RX_NEG	1 = The received data input signal is latched at the falling edge of SPICLK
		0 = The received data input signal is latched at the rising edge of SPICLK
		Go and Busy Status
		1 = In master mode, writing 1 to this bit to start the SPI data transfer; in slave mode, writing 1 to this bit indicates that the slave is ready to communicate with a master.
		0 = Writing 0 to this bit to stop data transfer if SPI is transferring.
[0]	GO_BUSY	During the data transfer, this bit keeps the value of 1. As the transfer is finished, this bit will be cleared automatically.
		Note: All registers should be set before writing 1 to this GO_BUSY bit. When a transfer is in progress, writing to any register of the SPI/MICROWIRE master/slave core has no effect.

- 358 -

nuvoton

SPI Divider Register (SPI_DIVIDER)

Register	Offset	R/W	Description	Reset Value
SPI_DIVIDER	SPIx_BA+0x04	R/W	Clock Divider Register (Master Only)	0x0000_0000

31	30	29	28	27	26	25	24
	DIVIDER2[15:8]						
23	22	21	20	19	18	17	16
	DIVIDER2[7:0]						
15	14	13	12	11	10	9	8
DIVIDER[15:8]							
7	6	5	4	3	2	1	0
DIVIDER[7:0]							

Bits	Descriptions	
		Clock Divider 2 Register (master only)
[31:16]	DIVIDER2	The value in this field is the 2 nd frequency divider of the system clock, PCLK, to generate the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:
		$f_{sclk} = \frac{f_{pclk}}{(DIVIDER2 + 1) * 2}$
		Clock Divider Register (master only)
		The value in this field is the frequency divider of the system clock, PCLK, to generate the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:
[15:0]	DIVIDER	$f_{sclk} = \frac{f_{pclk}}{(DIVIDER + 1)*2}$
		In slave mode, the period of SPI clock driven by a master shall equal or over 5 times the period of PCLK. In other words, the maximum frequency of SPI clock is the fifth of the frequency of slave's PCLK.



SPI Slave Select Register (SPI_SSR)

Register	Offset	R/W	Description	Reset Value
SPI_SSR	SPI0_BA+0x08	R/W	Slave Select Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved LTR		LTRIG_FLAG	SS_LTRIG	AUTOSS	SS_LVL	SS	SR

Bits	Descriptions	Descriptions				
[31:6]	Reserved	Reserved				
		Level Trigger Flag				
		When the SS_LTRIG bit is set in slave mode, this bit can be read to indicate the received bit number is met the requirement or not.				
[5]	LTRIG_FLAG	1 = The transaction number and the transferred bit length met the specified requirements which defined in TX_NUM and TX_BIT_LEN.				
		0 = The transaction number or the transferred bit length of one transaction doesn't meet the specified requirements.				
		Note: This bit is READ only				
		Slave Select Level Trigger (Slave only)				
[4]	SS_LTRIG	1 = The slave select signal will be level-trigger. It depends on SS_LVL to decide the signal is active low or active high.				
		0 = The input slave select signal is edge-trigger. This is the default value.				
		Automatic Slave Select (Master only)				
[3]	AUTOSS	1 = If this bit is set, SPISSx0/1 signals are generated automatically. It means that device/slave select signal, which is set in SSR[1:0] register is asserted by the SPI controller when transmit/receive is started by setting GO_BUSY, and is de- asserted after each transmit/receive is finished.				
		0 = If this bit is cleared, slave select signals are asserted and de-asserted by setting and clearing related bits in SSR[1:0] register.				
		Slave Select Active Level				
[2]	SS LVL	It defines the active level of slave select signal (SPISSx0/1).				
[2]	SS_LVL	1 = The slave select signal SPISSx0/1 is active at high-level/rising-edge.				
		0 = The slave select signal SPISSx0/1 is active at low-level/falling-edge.				
		Slave Select Register (Master only)				
[1:0]	SSR	If AUTOSS bit is cleared, writing 1 to any bit location of this field sets the proper SPISSx0/1 line to an active state and writing 0 sets the line back to inactive state.				

- 360 -



If AUTOSS bit is set, writing 1 to any bit location of this field will select appropriate SPISSx0/1 line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of SPISSx0/1 is specified in SS_LVL).
Note:
 This interface can only drive one device/slave at a given time. Therefore, the slave select pin of the selected device must be set to its active level before starting an read or write transfer.
2. SPISSx0 is also defined as device/slave select input in slave mode.

Publication Release Date: Oct 22, 2010 Revision V1.06

- 361 -

nuvoton

SPI Data Receive Register (SPI_RX)

Register	Offset	R/W	Description	Reset Value
SPI_RX0	SPIx_BA+0x10	R	Data Receive Register 0	0x0000_0000
SPI_RX1	SPIx_BA+0x14	R	Data Receive Register 1	0x0000_0000

31	30	29	28	27	26	25	24		
RX[31:24]									
23	22	21	20	19	18	17	16		
	RX[23:16]								
15	14	13	12	11	10	9	8		
RX[15:8]									
7	6	5	4	3	2	1	0		
	RX[7:0]								

Bits	Descriptions	
[31:0] RX		Data Receive Register The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the SPI_CNTRL register.
	RX	For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data. Note: The Data Receive Registers are read only registers.

- 362 -

nuvoton

SPI Data Transmit Register (SPI_TX)

Register	Offset	R/W	Description	Reset Value
SPI_TX0	SPIx_BA+0x20	W	Data Transmit Register 0	0x0000_0000
SPI_TX1	SPIx_BA+0x24	W	Data Transmit Register 1	0x0000_0000

31	30	29	28	27	26	25	24		
TX[31:24]									
23	22	21	20	19	18	17	16		
			TX[2	3:16]					
15	14	13	12	11	10	9	8		
	TX[15:8]								
7	6	5	4	3	2	1	0		
	TX[7:0]								

Bits	Descriptions	
[31:0]	тх	Data Transmit Register The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the core will perform two 32-bit transmit/receive successive using the same setting (the order is TX0[31:0], TX1[31:0]).

nuvoton

SPI Variable Clock Pattern Register (SPI_VARCLK)

Register	Offset	R/W	Description	Reset Value
SPI_VARCLK	SPIx_BA+0x34	R/W	Variable Clock Pattern Register	0x007F_FF87

31	30	29	28	27	26	25	24			
	VARCLK[31:24]									
23	22	21	20	19	18	17	16			
			VARCLI	K[23:16]						
15	14	13	12	11	10	9	8			
	VARCLK[15:8]									
7 6 5 4 3 2 1 0										
	VARCLK[7:0]									

Bits	Descriptions	
		Variable Clock Pattern
[31:0]	VARCLK	The value in this field is the frequency patterns of the SPI clock. If the bit pattern of VARCLK is '0', the output frequency of SPICLK is according the value of DIVIDER. If the bit patterns of VARCLK are '1', the output frequency of SPICLK is according the value of DIVIDER2. Refer to register SPI_DIVIDER.
		Refer to Variable Clock paragraph for more detail description.
		Note: It is used for CLKP = 0 only.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 364 -



DMA Control Register (DMACTL)

Register	Offset	R/W	Description	Reset Value
SPI_DMA	SPIx_BA+0x38	R/W	SPI DMA Mode Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
		RX_DMA_GO	TX_DMA_GO							

Bits	Descriptions	
[31:2]	Reserved	Reserved
[1]	RX_DMA_GO	Receive DMA Start Set this bit to 1 will start the receive PDMA process. SPI controller will issue request to PDMA controller automatically. Hardware will auto clear this bit to 0 after PDMA function done.
[0]	TX_DMA_GO	Transmit DMA Start Set this bit to 1 will start the transmit PDMA process. SPI controller will issue request to PDMA controller automatically. If using PDMA mode to transfer data, remember not to set GO_BUSY bit of SPI_CNTRL register. The DMA controller inside SPI controller will set it automatically whenever necessary. Hardware will auto clear this bit to 0 after PDMA function done. Note: In DMA mode, the burst mode is not support.



5.10 Timer Controller (TMR)

5.10.1 Overview

The timer controller includes four 32-bit timers, TIMER0~TIMER3, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer can generates an interrupt signal upon timeout, or provide the current value during operation. Note: event counting function only support in NuMicro™ NUC100 Low Density.

5.10.2 Features

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and auto-reload counting operation modes
- Time out period = (Period of timer clock input) * (8-bit pre-scale counter + 1) * (24-bit TCMP)
- Maximum counting cycle time = (1 / 25 MHz) * (2^8) * (2^24), if timer clock is 25 MHz
- 24-bit timer value is readable through TDR (Timer Data Register)

5.10.3 Block Diagram

Each channel is equipped with an 8-bit pre-scale counter, a 24-bit up-timer, a 24-bit compare register and an interrupt request signal. Refer to Figure 5-62 for the timer controller block diagram. There are five options of clock sources for each channel. Figure 5-63 illustrates the clock source control function.




Figure 5-62 Timer Controller Block Diagram




Figure 5-63 Clock Source of Timer Controller



5.10.4 Function Description

Timer controller provides one-shot, period and toggle modes operation. Each operating function mode is shown as following:

5.10.4.1 One -Shot mode

If timer is operated at one-shot mode and CEN (timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (interrupt enable bit) is set to 1'b1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN (timer enable bit) is cleared to 0 by timer controller. Timer counting operation stops, once the timer counter value reaches timer compare register (TCMPR) value. That is to say, timer operates timer counting and compares with TCMPR value function only one time after programming the timer compare register (TCMPR) value and CEN (timer enable bit) is set to 1. So, this operating mode is called One-Shot mode.

5.10.4.2 Periodic mode

If timer is operated at period mode and CEN (timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (interrupt enable bit) is set to 1'b1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. If IE (interrupt enable bit) is set to 0, no interrupt signal is generated. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is set to 1'b1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU again. That is to say, timer operates timer counting and compares with TCMPR value function periodically. The timer counting operation doesn't stop until the CEN is set to 0. The interrupt signal is also generated periodically. So, this operating mode is called Periodic mode.

5.10.4.3 Toggle mode

If timer is operated at toggle mode and CEN (timer enable bit) is set to 1, the timer counter starts up counting. Once the timer counter value reaches timer compare register (TCMPR) value, if IE (interrupt enable bit) is set to 1'b1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU. It indicates that the timer counting overflow happens. The associated toggle output (tout) signal is set to 1. In this operating mode, once the timer counter value reaches timer compare register (TCMPR) value, the timer counter value goes back to counting initial value and CEN is kept at 1 (counting enable continuously). The timer counter operates up counting again. If the interrupt flag is cleared by software, once the timer counter value reaches timer compare register (TCMPR) value and IE (interrupt enable bit) is set to 1, then the timer interrupt flag is set and the interrupt signal is generated and sent to NVIC to inform CPU again. The associated toggle output (tout) signal is set to 0. The timer counting operation doesn't stop until the CEN is set to 0. Thus, the toggle output (tout) signal is changing back and forth with 50% duty cycle. So, this operating mode is called Toggle mode.



5.10.5 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
TMR_BA01 = 0				
TCSR0	TMR_BA01+0x00	R/W	Timer0 Control and Status Register	0x0000_0005
TCMPR0	TMR_BA01+0x04	R/W	Timer0 Compare Register	0x0000_0000
TISR0	TMR_BA01+0x08	R/W	Timer0 Interrupt Status Register	0x0000_0000
TDR0	TMR_BA01+0x0C	R	Timer0 Data Register	0x0000_0000
TCSR1	TMR_BA01+0x20	R/W	Timer1 Control and Status Register	0x0000_0005
TCMPR1	TMR_BA01+0x24	R/W	Timer1 Compare Register	0x0000_0000
TISR1	TMR_BA01+0x28	R/W	Timer1 Interrupt Status Register	0x0000_0000
TDR1	TMR_BA01+0x2C	R	Timer1 Data Register	0x0000_0000
TCSR2	TMR_BA23+0x00	R/W	Timer2 Control and Status Register	0x0000_0005
TCMPR2	TMR_BA23+0x04	R/W	Timer2 Compare Register	0x0000_0000
TISR2	TMR_BA23+0x08	R/W	Timer2 Interrupt Status Register	0x0000_0000
TDR2	TMR_BA23+0x0C	R	Timer2 Data Register	0x0000_0000
TCSR3	TMR_BA23+0x20	R/W	Timer3 Control and Status Register	0x0000_0005
TCMPR3	TMR_BA23+0x24	R/W	Timer3 Compare Register	0x0000_0000
TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000
TDR3	TMR_BA23+0x2C	R	Timer3 Data Register	0x0000_0000



5.10.6 Register Description

Timer Control Register (TCSR)

Register	Offset	R/W	Description	Reset Value
TCSR0	TMR_BA01+0x00	R/W	Timer0 Control and Status Register	0x0000_0005
TCSR1	TMR_BA01+0x20	R/W	Timer1 Control and Status Register	0x0000_0005
TCSR2	TMR_BA23+0x00	R/W	Timer2 Control and Status Register	0x0000_0005
TCSR3	TMR_BA23+0x20	R/W	Timer3 Control and Status Register	0x0000_0005

31	30	29	28	27	26	25	24
Reserved	CEN	IE	MODI	E[1:0]	CRST	CACT	СТВ
23	22	21	20	19	18	17	16
			Reserved				TDR_EN
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	PRESCALE[7:0]						

Bits	Descriptions						
[31]	Reserved	Reserved					
		Timer Enable E	3it				
		1 = Starts count	ting				
roo1	0511	0 = Stops/Susp	ends counting				
[30]	[30] CEN	· ·	Note1: In stop status, and then set CEN to 1 will enables the 24-bit up-timer keeps up counting from the last stop counting value.				
			Note2: This bit is auto-cleared by hardware in one-shot mode (MODE [28:27] =00) when the associated timer interrupt is generated (IE [29] =1).				
		Interrupt Enab	Interrupt Enable Bit				
		1 = Enable time	1 = Enable timer Interrupt				
[29]	IE	0 = Disable time	0 = Disable timer Interrupt				
			If timer interrupt is enabled, the timer asserts its interrupt signal when the associate up-timer value is equal to TCMPR.				
		Timer Operatir	ng Mode				
[28:27]	MODE	MODE	Timer Operating Mode				
		00	The timer is operating in the one-shot mode. The associated interr signal is generated once (if IE is enabled) and CEN is automaticall				

- 370 -



			cleared by hardware.					
		01	The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).					
		10	The timer is operating in the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal is changing back and forth with 50% duty cycle. (This mode only supported in Low Density)					
		11	The timer is operating in auto-reload counting mode. The associated interrupt signal is generated when TDR = TCMPR (if IE is enabled; however, the 24-bit up-timer counts continuously without reset. (This mode only supported in Low Density)					
		Timer Reset Bit						
[26]	CRST	Set this bit will re 0.	set the 24-bit up-timer, 8-bit pre-scale counter and also force CEN to					
		0 = No effect	0 = No effect					
		1 = Reset Timer's 8-bit pre-scale counter, internal 24-bit up-timer and CEN bit						
		Timer Active Sta	atus Bit (Read only)					
[25]	CACT	This bit indicates the up-timer status.						
[20]		0 = Timer is not active						
		1 = Timer is active						
		Counter Mode E	nable Bit (Low Density only)					
[24]	СТВ	This bit is the counter mode enable bit. When Timer is used as an event counter, this bit should be set to 1 and Timer will work as an event counter triggered by raising edge of external pin.						
		1 = Enable counter mode						
		0 = Disable counter mode						
[23:17]	Reserved	Reserved						
		Data Load Enab	le					
[16]	TDR_EN	When TDR_EN is set, TDR (Timer Data Register) will be updated continuously with the 24-bit up-timer value as the timer is counting.						
		1 = Timer Data Register update enable						
		0 = Timer Data R	egister update disable					
[15:8]	Reserved	Reserved						
		Pre-scale Count	er					
[7:0]	PRESCALE	Clock input is divided by PRESCALE+1 before it is fed to the counter. If PRESCALE = 0, then there is no scaling.						
		l l						

- 371 -



Timer Compare Register (TCMPR)

Register	Offset	R/W	Description	Reset Value
TCMPR0	TMR_BA01+0x04	R/W	Timer0 Compare Register	0x0000_0000
TCMPR1	TMR_BA01+0x24	R/W	Timer1 Compare Register	0x0000_0000
TCMPR2	TMR_BA23+0x04	R/W	Timer2 Compare Register	0x0000_0000
TCMPR3	TMR_BA23+0x24	R/W	Timer3 Compare Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			TCMP	[23:16]				
15	14	13	12	11	10	9	8	
			TCMP	[15:8]				
7	6	5	4	3	2	1	0	
	TCMP [7:0]							

Bits	Descriptions	Descriptions			
[31:24]	Reserved	Reserved Reserved			
		Timer Compared Value			
		TCMP is a 24-bit compared register. When the internal 24-bit up-timer counts and its value is equal to TCMP value, a Timer Interrupt is requested if the timer interrupt is enabled with TCSR.IE[29]=1. The TCMP value defines the timer counting cycle time.			
[23:0]	[23:0] TCMP	Time out period = (Period of timer clock input) * (8-bit PRESCALE + 1) * (24-bit TCMP)			
	Note1: Never write 0x0 or 0x1 in TCMP, or the core will run into unknown state.				
	Note2: No matter CEN is 0 or 1, whenever software write a new value into this register, TIMER will restart counting using this new value and abort previous count.				

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 372 -

nuvoton

Timer Interrupt Status Register (TISR)

Register	Offset	R/W	Description	Reset Value
TISR0	TMR_BA01+0x08	R/W	Timer0 Interrupt Status Register	0x0000_0000
TISR1	TMR_BA01+0x28	R/W	Timer1 Interrupt Status Register	0x0000_0000
TISR2	TMR_BA23+0x08	R/W	Timer2 Interrupt Status Register	0x0000_0000
TISR3	TMR_BA23+0x28	R/W	Timer3 Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			Rese	erved				
7	6	5	4	3	2	1	0	
Reserved						TIF		

Bits	Descriptions			
[31:1]	Reserved Reserved			
		Timer Interrupt Flag		
[0]	ΓIF	This bit indicates the interrupt status of Timer.		
[0]		TIF bit is set by hardware when the up counting value of internal 24-bit up-timer matches the timer compared value (TCMP). It is cleared by writing 1 to this bit.		

nuvoton

Timer Data Register (TDR)

Register	Offset	R/W	Description	Reset Value
TDR0	TMR_BA01+0x0C	R/W	Timer0 Data Register	0x0000_0000
TDR1	TMR_BA01+0x2C	R/W	Timer1 Data Register	0x0000_0000
TDR2	TMR_BA23+0x0C	R/W	Timer2 Data Register	0x0000_0000
TDR3	TMR_BA23+0x2C	R/W	Timer3 Data Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			TDR[23:16]						
15	14	13	12	11	10	9	8			
	TDR[15:8]									
7	6	5	4	3	2	1	0			
	TDR[7:0]									

Bits	Descriptions					
[31:24]	Reserved	Reserved				
[23:0]		Timer Data Register When TCSR.TDR_EN is set to 1, the internal 24-bit up-timer value will be loaded into TDR. User can read this register for the up-timer value.				

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 374 -



5.11 Watchdog Timer (WDT)

5.11.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports another function to wakeup CPU from power-down mode. The watchdog timer includes a 18-bit free running counter with programmable time-out intervals. Table 5-7 show the watchdog timeout interval selection and Figure 5-64 shows the timing of watchdog interrupt signal and reset signal.

Setting WTE (WDTCR [7]) enables the watchdog timer and the WDT counter starts counting up. When the counter reaches the selected time-out interval, Watchdog timer interrupt flag WTIF will be set immediately to request a WDT interrupt if the watchdog timer interrupt enable bit WTIE is set, in the meanwhile, a specified delay time (1024 * T_{WDT}) follows the time-out event. User must set WTR (WDTCR [0]) (Watchdog timer reset) high to reset the 18-bit WDT counter to avoid CPU from Watchdog timer reset before the delay time expires. WTR bit is cleared automatically by hardware after WDT counter is reset. There are eight time-out intervals with specific delay time which are selected by Watchdog timer interval select bits WTIS (WDTCR [10:8]). If the WDT counter has not been cleared after the specific delay time expires, the watchdog timer will set Watchdog Timer Reset Flag (WTRF) high and reset CPU. This reset will last 63 WDT clocks (T_{RST}) then CPU restarts executing program from reset vector (0x0000_0000). WTRF will not be cleared by Watchdog reset. User may poll WTFR by software to recognize the reset source. WDT also provides wakeup function. When chip is powered down and the Watchdog Timer Wakeup Function Enable bit (WDTR[4]) is set, if the WDT counter has not been cleared after the specific delay time expires, the chip will be waken up from power down state.

WTIS	Timeout Interval Selection T _{TIS}	Interrupt Period T _{INT}	WTR Timeout Interval (WDT_CLK=12 MHz) Min. T _{WTR} ~ Max. T _{WTR}
000	2 ⁴ * T _{WDT}	1024 * T _{WDT}	1.33 us ~ 86.67 us
001	2 ⁶ * T _{WDT}	1024 * T _{WDT}	5.33 us ~ 90.67 us
010	2 ⁸ * T _{WDT}	1024 * T _{WDT}	21.33 us ~ 106.67 us
011	2 ¹⁰ * T _{WDT}	1024 * T _{WDT}	85.33 us ~ 170.67 us
100	2 ¹² * T _{WDT}	1024 * T _{WDT}	341.33 us ~ 426.67 us
101	2 ¹⁴ * T _{WDT}	1024 * T _{WDT}	1.36 ms ~ 1.45 ms
110	2 ¹⁶ * T _{WDT}	1024 * T _{WDT}	5.46 ms ~ 5.55 ms
111	2 ¹⁸ * T _{WDT}	1024 * T _{WDT}	21.84 ms ~ 21.93 ms

Table 5-7 Watchdog Timeout Interval Selection

nuvoton




Figure 5-64 Timing of Interrupt and Reset Signal

- 376 -

5.11.2 Features

- 18-bit free running counter to avoid CPU from Watchdog timer reset before the delay time expires.
- Selectable time-out interval (2⁴ ~ 2¹⁸) and the time out interval is 86.67 us ~ 21.93 ms (if WDT_CLK = 12 MHz).
- Reset period = (1 / 12 MHz) * 63, if WDT_CLK = 12 MHz.

5.11.3 Block Diagram

The Watchdog Timer clock control and block diagram are shown as following.




Figure 5-65 Watchdog Timer Clock Control




Figure 5-66 Watchdog Timer Block Diagram



5.11.4 Register Map

 $\boldsymbol{R}:$ read only, $\boldsymbol{W}:$ write only, $\boldsymbol{R/W}:$ both read and write

Register	Offset	R/W	Description	Reset Value			
WDT_BA = 0x	WDT_BA = 0x4000_4000						
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700			

- 378 -



5.11.5 Register Description

Watchdog Timer Control Register (WTCR)

Register	Offset	R/W	Description	Reset Value
WTCR	WDT_BA+0x00	R/W	Watchdog Timer Control Register	0x0000_0700

Note: All bits can be write in this register are write-protected. To program it needs to write "59h", "16h", "88h" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
		Reserved				WTIS				
7	6	5	4	3	2	1	0			
WTE	WTIE	WTWKF	WTWKE	WTIF	WTRF	WTRE	WTR			

Bits	Descriptions								
[31:11]	Reserved	Reserved	Reserved						
			Watchdog Timer Interval Select (write-protection bits) These three bits select the timeout interval for the Watchdog timer.						
		WTIS	Timeout Interval Selection	Interrupt Period	WTR Timeout Interval (WDT_CLK=12 MHz)				
		000	2 ⁴ * T _{WDT}	(2 ⁴ + 1024) * T _{WDT}	1.33 us ~ 86.67 us				
		001	2 ⁶ * T _{WDT}	(2 ⁶ + 1024) * T _{WDT}	5.33 us ~ 90.67 us				
[10:8]	WTIS	010	2 ⁸ * T _{WDT}	(2 ⁸ + 1024) * T _{WDT}	21.33 us ~ 106.67 us				
		011	2 ¹⁰ * T _{WDT}	(2 ¹⁰ + 1024) * T _{WDT}	85.33 us ~ 170.67 us				
		100	2 ¹² * T _{WDT}	(2 ¹² + 1024) * T _{WDT}	341.33 us ~ 426.67 us				
		101	2 ¹⁴ * T _{WDT}	(2 ¹⁴ + 1024) * T _{WDT}	1.36 ms ~ 1.45 ms				
		110	2 ¹⁶ * T _{WDT}	(2 ¹⁶ + 1024) * T _{WDT}	5.46 ms ~ 5.55 ms				
		111	2 ¹⁸ * T _{WDT}	(2 ¹⁸ + 1024) * T _{WDT}	21.84 ms ~ 21.93 ms				
		Watchdog	Timer Enable (w	rite-protection bit)	'				
[7]	WTE 0 = Disable the Watchdog timer (This action will reset the internal cou								
		1 = Enable	1 = Enable the Watchdog timer						
[6]	WTIE	Watchdog	Timer Interrupt E	Enable (write-protection	on bit)				



		O Disable the Wetch dear through
		0 = Disable the Watchdog timer interrupt
		1 = Enable the Watchdog timer interrupt
		Watchdog Timer Wakeup Flag
[5]	WTWKF	If Watchdog timer causes CPU wakes up from power-down mode, this bit will be set to high. It must be cleared by software with a write 1 to this bit.
		0 = Watchdog timer does not cause CPU wakeup.
		1 = CPU wake up from sleep or power-down mode by Watchdog timeout.
		Watchdog Timer Wakeup Function Enable bit (write-protection bit)
		0 = Disable Watchdog timer Wakeup CPU function.
[4]	WTWKE	1 = Enable the Wakeup function that Watchdog timer timeout can wake up CPU from power-down mode.
		Note: CHIP can wakeup by WDT only if WDT clock source select RC10K
		Watchdog Timer Interrupt Flag
		If the Watchdog timer interrupt is enabled, then the hardware will set this bit to indicate that the Watchdog timer interrupt has occurred.
[3]	WTIF	0 = Watchdog timer interrupt did not occur
		1 = Watchdog timer interrupt occurs
		Note:This bit is cleared by writing 1 to this bit.
		Watchdog Timer Reset Flag
[2]	WTRF	When the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it manually by writing 1 to it. If WTRE is disabled, then the Watchdog timer has no effect on this bit.
		0 = Watchdog timer reset did not occur
		1 = Watchdog timer reset occurs
		Note: This bit is cleared by writing 1 to this bit.
		Watchdog Timer Reset Enable (write-protection bit)
F41	WTD 5	Setting this bit will enable the Watchdog timer reset function.
[1]	WTRE	0 = Disable Watchdog timer reset function
		1 = Enable Watchdog timer reset function
		Clear Watchdog Timer (write-protection bit)
		Set this bit will clear the Watchdog timer.
[0]	WTR	0 = Writing 0 to this bit has no effect
		1 = Reset the contents of the Watchdog timer
		Note: This bit will auto clear after few clock cycle
		-

- 380 -



5.12 UART Interface Controller (UART)

NuMicro™ NUC100 Medium Density provides up to three channels of Universal Asynchronous Receiver/Transmitters (UART). UART0 supports High Speed UART and UART1~2 perform Normal Speed UART, besides, only UART0 and UART1 support flow control function. NuMicro™ NUC100 Low Density only supports UART0 and UART1.

5.12.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function, LIN master/slave mode function and RS-485 mode functions. Each UART channel supports seven types of interrupts including transmitter FIFO empty interrupt (INT_THRE), receiver threshold level reaching interrupt (INT_RDA), line status interrupt (parity error or framing error or break interrupt) (INT_RLS), receiver buffer time out interrupt (INT_TOUT), MODEM/Wakeup status interrupt (INT_MODEM), Buffer error interrupt (INT_BUF_ERR) and LIN receiver break field detected interrupt (INT_LIN_RX_BREAK). Interrupts of UART0 and UART2 share the interrupt number 12 (vector number is 28); Interrupt number 13 (vector number is 29) only supports UART1 interrupt. Refer to Nested Vectored Interrupt Controller chapter for System Interrupt Map.

The UART0 is built-in with a 64-byte transmitter FIFO (TX_FIFO) and a 64-byte receiver FIFO (RX_FIFO) that reduces the number of interrupts presented to the CPU and the UART1~2 are equipped 16-byte transmitter FIFO (TX_FIFO) and 16-byte receiver FIFO (RX_FIFO). The CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 4 error conditions (parity error, framing error, break interrupt and buffer error) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing clock input by divisors to produce the serial clock that transmitter and receiver need. The baud rate equation is Baud Rate = UART_CLK / M * [BRD + 2], where M and BRD are defined in Baud Rate Divider Register (UA_BAUD). Table 5-8 lists the equations in the various conditions and Table 5-9 list the UART baud rate setting table.

Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	Baud rate equation
0	0	0	В	Α	UART_CLK / [16 * (A+2)]
1	1	0	В	Α	UART_CLK / [(B+1) * (A+2)] , B must >= 8
2	1	1	Don't care	Α	UART_CLK / (A+2), A must >=3

Table 5-8 UART Baud Rate Equation

System clock = 22.1184MHz								
Baud rate	M	ode0	М	ode1	Mode2			
	Parameter	Register	Parameter	Register	Parameter	Register		
921600	х	х	A=0,B=11	0x2B00_0000	A=22	0x3000_0016		
460800	A=1	0x0000_0001	A=1,B=15 A=2,B=11	0x2F00_0001 0x2B00_0002	A=46	0x3000_002E		

- 381 -

nuvoton

230400	A=4	0x0000_0004	A=4,B=15 A=6,B=11	0x2F00_0004 0x2B00_0006	A=94	0x3000_005E
115200	A=10	0x0000_000A	A=10,B=15 A=14,B=11	0x2F00_000A 0x2B00_000E	A=190	0x3000_00BE
57600	A=22	0x0000_0016	A=22,B=15 A=30,B=11	0x2F00_0016 0x2B00_001E	A=382	0x3000_017E
38400	A=34	0x0000_0022	A=62,B=8 A=46,B=11 A=34,B=15	0x2800_003E 0x2B00_002E 0x2F00_0022	A=574	0x3000_023E
19200	A=70	0x0000_0046	A=126,B=8 A=94,B=11 A=70,B=15	0x2800_007E 0x2B00_005E 0x2F00_0046	A=1150	0x3000_047E
9600	A=142	0x0000_008E	A=254,B=8 A=190,B=11 A=142,B=15	0x2800_00FE 0x2B00_00BE 0x2F00_008E	A=2302	0x3000_08FE
4800	A=286	0x0000_011E	A=510,B=8 A=382,B=11 A=286,B=15	0x2800_01FE 0x2B00_017E 0x2F00_011E	A=4606	0x3000_11FE

Table 5-9 UART Baud Rate Setting Table

The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS (clear-to-send) and /RTS (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts /RTS to external device. When the number of bytes in the RX FIFO equals the value of RTS_TRI_LEV (UA_FCR [19:16]), the /RTS is deasserted. The UART sends data out when UART controller detects /CTS is asserted from external device. If a valid asserted /CTS is not detected the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set IrDA_EN (UA_FUN_SEL [1]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN mode is selected by setting the LIN_EN bit in UA_FUN_SEL register. In LIN mode, one start bit and 8-bit data format with 1-bit stop bit are required in accordance with the LIN standard.

For NuMicro™ NUC100 Low Density, another alternate function of UART controllers is RS-485 9 bit mode function, and direction control provided by RTS pin or can program GPIO (PB.2 for RTS0 and PB.6 for RTS1) to implement the function by software. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

nuvoton

5.12.2 Features

- Full duplex, asynchronous communications
- Separate receive / transmit 64/16/16 bytes (UART0/UART1/UART2) entry FIFO for data payloads
- Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Support programmable baud-rate generator for each channel individually
- Support CTS wake up function (UART0 and UART1 support)
- Support 7 bit receiver buffer time out detection function
- UART0/UART1 can be served by the DMA controller
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA_TOR [DLY] register
- Support break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
 - Programmable number of data bit, 5, 6, 7, 8 bit character
 - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
 - Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Support IrDA SIR function mode
 - Support for 3/16 bit duration for normal mode
- Support LIN function mode
 - Support LIN master/slave mode
 - Support programmable break generation function for transmitter
 - Support break detect function for receiver
- Support RS-485 function mode. (Low Density only)
 - Support RS-485 9bit mode
 - Support hardware or software direct enable control provided by RTS pin

5.12.3 Block Diagram

The UART clock control and block diagram are shown as Figure 5-67 and Figure 5-68.




Figure 5-67 UART Clock Control Diagram




Figure 5-68 UART Block Diagram

nuvoton

TX FIFO

The transmitter is buffered with a 64/16 byte FIFO to reduce the number of interrupts presented to the CPU.

RX_FIFO

The receiver is buffered with a 64/16 byte FIFO (plus three error bits per byte) to reduce the number of interrupts presented to the CPU.

TX shift Register

This block is the shifting the transmitting data out serially control block.

RX shift Register

This block is the shifting the receiving data in serially control block.

Modem Control Register

This register controls the interface to the MODEM or data set (or a peripheral device emulating a MODEM).

Baud Rate Generator

Divide the external clock by the divisor to get the desired baud rate clock. Refer to baud rate equation.

IrDA Encode

This block is IrDA encode control block.

IrDA Decode

This block is IrDA decode control block.

Control and Status Register

This field is register set that including the FIFO control registers (UA_FCR), FIFO status registers (UA_FSR), and line control register (UA_LCR) for transmitter and receiver. The time out control register (UA_TOR) identifies the condition of time out interrupt. This register set also includes the interrupt enable register (UA_IER) and interrupt status register (UA_ISR) to enable or disable the responding interrupt and to identify the occurrence of the responding interrupt. There are seven types of interrupts, transmitter FIFO empty interrupt(INT_THRE), receiver threshold level reaching interrupt (INT_RDA), line status interrupt (parity error or framing error or break interrupt) (INT_RLS), time out interrupt (INT_TOUT), MODEM/Wakeup status interrupt (INT_MODEM), Buffer error interrupt (INT_BUF_ERR) and LIN receiver break field detected interrupt (INT_LIN_RX_BREAK).

- 385 -

The following diagram demonstrates the auto-flow control block diagram.




Figure 5-69 Auto Flow Control Block Diagram

- 386 -



5.12.4 IrDA Mode

The UART supports IrDA SIR (Serial Infrared) Transmit Encoder and Receive Decoder, and IrDA mode is selected by setting the IrDA_EN bit in UA_FUN_SEL register.

When in IrDA mode, the UA_BAUD [DIV_X_EN] register must disable.

Baud Rate = Clock / (16 * BRD), where BRD is Baud Rate Divider in UA_BAUD register.

The following diagram demonstrates the IrDA control block diagram.




Figure 5-70 IrDA Block Diagram

5.12.4.1 IrDA SIR Transmit Encoder

The IrDA SIR Transmit Encoder modulate Non-Return-to Zero (NRZ) transmit bit stream output from UART. The IrDA SIR physical layer specifies use of Return-to-Zero, Inverted (RZI) modulation scheme which represent logic 0 as an infra light pulse. The modulated output pulse stream is transmitted to an external output driver and infrared Light Emitting Diode.

In normal mode, the transmitted pulse width is specified as 3/16 period of baud rate.

5.12.4.2 IrDA SIR Receive Decoder

The IrDA SIR Receive Decoder demodulates the return-to-zero bit stream from the input detector and outputs the NRZ serial bits stream to the UART received data input. The decoder input is normally high in the idle state. (Because of this, IRCR bit 6 should be set as 1 by default)

A start bit is detected when the decoder input is LOW

5.12.4.3 IrDA SIR Operation

The IrDA SIR Encoder/decoder provides functionality which converts between UART data stream and half duplex serial SIR interface. The following diagram is IrDA encoder/decoder waveform:




Figure 5-71 IrDA TX/RX Timing Diagram

- 388 -

5.12.5 LIN (Local Interconnection Network) mode

The UART supports LIN function, and LIN mode is selected by setting the LIN_EN bit in UA_FUN_SEL register. In LIN mode, each byte field is initialed by a start bit with value zero (dominant), followed by 8 data bits (LSB is first) and ended by 1 stop bit with value one (recessive) in accordance with the LIN standard. The following diagram is the structure of LIN function mode:




Figure 5-72 Structure of LIN Frame

The program flow of LIN Bus Transmit transfer (TX) is shown as following

- 1. Setting the LIN_EN bit in UA_FUN_SEL register to enable LIN Bus mode.
- 2. Fill UA_LIN_BKFL in UA_LIN_BCNT to choose break field length. (The break field length is UA_LIN_BKFL + 2).
- 3. Fill 0x55 to UA THR to request synch field transmission.
- 4. Request Identifier Field transmission by writing the protected identifier value in the UA THR
- 5. Setting the LIN_TX_EN bit in UA_LIN_BCNT register to start transmission (When break filed operation is finished, LIN_TX_EN will be cleared automatically).
- 6. When the STOP bit of the last byte THR has been sent to bus, hardware will set flag TE_FLAG in UA_FSR to 1.
- 7. Fill N bytes data and Checksum to UA_THR then repeat step 5 and 6 to transmit the data.

The program flow of LIN Bus Receiver transfer (RX) is show as following

- 1. Setting the LIN_EN bit in UA_FUN_SEL register to enable LIN Bus mode.
- 2. Setting the LIN RX EN bit in UA LIN BCNT register to enable LIN RX mode.
- Waiting for the flag LIN_RX_BREAK_IF in UA_ISR to check RX received Break field or not.
- 4. Waiting for the flag RDA_IF in UA_ISR and read back the UR_RBR register.



5.12.6 RS-485 function mode (Low Density Only)

The UART support **RS-485 9 bit mode function**. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

When in RS-485 mode, the controller can configuration of it as an RS-485 addressable slave and the RS-485 master transmitter will identify an address character by setting the parity (9th bit) to 1. For data characters, the parity is set to 0. Software can use UA_LCR register to control the 9-th bit (When the PBE , EPE and SPE are set, the 9-th bit is transmitted 0 and when PBE and SPE are set and EPE is cleared, the 9-th bit is transmitted 1). The Controller support three operation mode that is RS-485 Normal Multidrop Operation Mode (NMM), RS-485 Auto Address Detection Operation Mode (AAD) and RS-485 Auto Direction Control Operation Mode (AUD), software can choose any operation mode by programming UA_RS-485_CSR register, and software can driving the transfer delay time between the last stop bit leaving the TX-FIFO and the de-assertion of by setting UA_TOR [DLY] register.

RS-485 Normal Multidrop Operation Mode (NMM)

In RS-485 Normal Multidrop operation mode, in first, software must decided the data which before the address byte be detected will be stored in RX-FIFO or not. If software want to ignore any data before address byte detected, the flow is set UART_FCR[RS485_RX_DIS] then enable UA_RS-485[RS485_NMM] and the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data will be stored in the RX-FIFO. If software wants to receive any data before address byte detected, the flow is disable UART_FCR [RS485_RX_DIS] then enable UA_RS-485[RS485_NMM] and the receiver will received any data. If an address byte is detected (bit9 =1), it will generator an interrupt to CPU and software can decide whether enable or disable receiver to accept the following data byte by setting UA_RS-485_CSR [RX_DIS]. If the receiver is disabled, all received byte data will be accepted and stored in the RX-FIFO, and if the receiver is disabled, all received byte data will be ignore until the next address byte be detected. If software disable receiver by setting UA_RS-485_CSR [RX_DIS] register, when a next address byte be detected, the controller will clear the UA_RS-485_CSR [RX_DIS] bit and the address byte data will be stored in the RX-FIFO.

RS-485 Auto Address Detection Operation Mode (AAD)

In RS-485 Auto Address Detection Operation Mode, the receiver will ignore any data until an address byte is detected (bit9 =1) and the address byte data match the UA_RS-485[ADDR_MATCH] value. The address byte data will be stored in the RX-FIFO. The all received byte data will be accepted and stored in the RX-FIFO until and address byte data not match the UA_RS-485[ADDR_MATCH] value.

RS-485 Auto Direction Mode (AUD)

Another option function of RS-485 controllers is **RS-485 auto direction control function**. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. The RTS line is connected to the RS-485 driver enable such that setting the RTS line to high (logic 1) enables the RS-485 driver. Setting the RTS line to low (logic 0) puts the driver into the tri-state condition. User can setting LEV_RTS in UA_MCR register to change the RTS driving level.

Program Sequence example:

- 1. Program FUN SEL in UA FUN SEL to select RS-485 function.
- Program the RX_DIS bit in UA_FCR register to determine enable or disable RS-485 receiver

- 390 -

nuvoton

- 3. Program the RS-485_NMM or RS-485_AAD mode.
- 4. If the RS-485_AAD mode is selected, the ADDR_MATCH is programmed for auto address match value.
- 5. Determine auto direction control by programming RS-485_AUD.




Figure 5-73 Structure of RS-485 Frame



5.12.7 Register Map

 $\boldsymbol{R}:$ read only, $\boldsymbol{W}:$ write only, $\boldsymbol{R}/\boldsymbol{W}:$ both read and write

Register	Offset F	R/W	Description	Reset Value
UART Base A	ddress :			•
Channel0 : UA	RT0_BA (High Spe	ed) =	0x4005_0000	
	RT1_BA (Normal S			
Channel2 : UA	ART2_BA (Normal S	peed):	= 0x4015_4000	
	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined
UA_RBR	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined
	UART2_BA+0x00	R	UART2 Receive Buffer Register	Undefined
	UART0_BA+0x00	W	UART0 Transmit Holding Register	Undefined
UA_THR	UART1_BA+0x00	W	UART1 Transmit Holding Register	Undefined
	UART2_BA+0x00	W	UART2 Transmit Holding Register	Undefined
	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000
UA_IER	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000
	UART2_BA+0x04	R/W	UART2 Interrupt Enable Register	0x0000_0000
	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0000
UA_FCR	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0000
	UART2_BA+0x08	R/W	UART2 FIFO Control Register	0x0000_0000
	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000
UA_LCR	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000
	UART2_BA+0x0C	R/W	UART2 Line Control Register	0x0000_0000
	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_0000
UA_MCR	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_0000
	UART2_BA+0x10	R/W	Reserved	0x0000_0000
	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0000
UA_MSR	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0000
	UART2_BA+0x14	R/W	Reserved	0x0000_0000
	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000
UA_FSR	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000
	UART2_BA+0x18	R/W	UART2 FIFO Status Register	0x1040_4000

- 392 -

nuvoton

	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_0002
UA_ISR	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_0002
	UART2_BA+0x1C	R/W	UART2 Interrupt Status Register	0x0000_0002
	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000
UA_TOR	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000
	UART2_BA+0x20	R/W	UART2 Time Out Register	0x0000_0000
	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
UA_BAUD	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000
	UART2_BA+0x24	R/W	UART2 Baud Rate Divisor Register	0x0F00_0000
	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040
UA_IRCR	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040
	UART2_BA+0x28	R/W	UART2 IrDA Control Register	0x0000_0040
	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
UA_ALT_CSR	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000
	UART2_BA+0x2C	R/W	UART2 Alternate Control/Status Register	0x0000_0000
	UART0_BA+0x30	R/W	UART0 Function Select Register	0x0000_0000
UA_FUN_SEL	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000
	UART2_BA+0x30	R/W	UART2 Function Select Register	0x0000_0000



5.12.8 Register Description

Receive Buffer Register (UA_RBR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x00	R	UART0 Receive Buffer Register	Undefined
UA_RBR	UART1_BA+0x00	R	UART1 Receive Buffer Register	Undefined
	UART2_BA+0x00	R	UART2 Receive Buffer Register	Undefined

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	RBR						

Bits	Descriptions			
[31:8]	Reserved	Reserved Reserved		
[7.0] DDD		Receive Buffer Register (Read Only)		
	By reading this register, the UART will return an 8-bit data received from RX pin (LSB first).			

nuvoton

Transmit Holding Register (UA_THR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x00	W	UART0 Transmit Holding Register	Undefined
UA_THR	UART1_BA+0x00	W	UART1 Transmit Holding Register	Undefined
	UART2_BA+0x00	W	UART2 Transmit Holding Register	Undefined

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	THR						

Bits	Descriptions			
[31:8]	Reserved Reserved			
[7:0]	THR	Transmit Holding Register By writing to this register, the UART will send out an 8-bit data through the TX pin (LSB first).		



Interrupt Enable Register (UA_IER)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x04	R/W	UART0 Interrupt Enable Register	0x0000_0000
UA_IER	UART1_BA+0x04	R/W	UART1 Interrupt Enable Register	0x0000_0000
	UART2_BA+0x04	R/W	UART2 Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
DMA_RX_EN	DMA_TX_EN	AUTO_CTS_ EN	AUTO_RTS_ EN	TIME_OUT_E N	Rese	erved	LIN_RX_BRK _IEN
7	6	5	4	3	2	1	0
Reserved	WAKE_EN	BUF_ERR_IE N	RTO_IEN	MODEM_IEN	RLS_IEN	THRE_IEN	RDA_IEN

Bits	Descriptions	
[31:16]	Reserved	Reserved
		RX DMA Enable (not available in UART2 channel)
[4.5]	DMA DV EN	This bit can enable or disable RX DMA service.
[15]	DMA_RX_EN	1 = Enable RX DMA
		0 = Disable RX DMA
		TX DMA Enable (not available in UART2 channel)
[4.4]	DMA TY EN	This bit can enable or disable TX DMA service.
[14]	DMA_TX_EN	1 = Enable TX DMA
		0 = Disable TX DMA
		CTS Auto Flow Control Enable (not available in UART2 channel)
		1 = Enable CTS auto flow control
[13]	AUTO_CTS_EN	0 = Disable CTS auto flow control
		When CTS auto-flow is enabled, the UART will send data to external device when CTS input assert (UART will not send data to device until CTS is asserted).
		RTS Auto Flow Control Enable (not available in UART2 channel)
		1 = Enable RTS auto flow control
[12]	AUTO_RTS_EN	0 = Disable RTS auto flow control
		When RTS auto-flow is enabled, if the number of bytes in the RX FIFO equals the UA_FCR [RTS_TRI_LEV], the UART will de-assert RTS signal.
[11]	TIME_OUT_EN	Time Out Counter Enable

- 396 -



		1 = Enable Time-out counter
		0 = Disable Time-out counter
[10:9]	Reserved	Reserved
		LIN RX Break Field Detected Interrupt Enable
[8]	LIN_RX_BRK_IEN	1 = Enable Lin bus RX break filed interrupt
2]	EIN_KX_BKK_IEN	0 = Mask off Lin bus RX break filed interrupt
		Note: This field is used for LIN function mode.
[7]	Reserved	Reserved
		Wake Up CPU Function Enable (not available in UART2 channel)
[6]	WAKE_EN	0 = Disable UART wake up CPU function
		Enable wake up function, when the system is in deep sleep mode, an external CTS change will wake up CPU from deep sleep mode.
		Buffer Error Interrupt Enable
[5]	BUF_ERR_IEN	1 = Enable INT_BUF_ERR
		0 = Mask off INT_BUF_ERR
		RX Time Out Interrupt Enable
[4]	RTO_IEN	1 = Enable INT_TOUT
		0 = Mask off INT_TOUT
		Modem Status Interrupt Enable (not available in UART2 channel)
[3]	MODEM_IEN	1 = Enable INT_MODEM
		0 = Mask off INT_MODEM
		Receive Line Status Interrupt Enable
[2]	RLS_IEN	1 = Enable INT_RLS
		0 = Mask off INT_RLS
		Transmit Holding Register Empty Interrupt Enable
[1]	THRE_IEN	1 = Enable INT_THRE
		0 = Mask off INT_THRE
		Receive Data Available Interrupt Enable.
[0]	RDA_IEN	1 = Enable INT_RDA
		0 = Mask off INT_RDA



FIFO Control Register (UA_FCR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x08	R/W	UART0 FIFO Control Register	0x0000_0000
UA_FCR	UART1_BA+0x08	R/W	UART1 FIFO Control Register	0x0000_0000
	UART2_BA+0x08	R/W	UART2 FIFO Control Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Rese	erved		RTS_TRI_LEV			
15	14	13	12	11	10	9	8
Reserved							RX_DIS
7	6	5	4	3	2	1	0
	RF	ITL		Reserved	TFR	RFR	Reserved

Bits	Descriptions								
[31:20]	Reserved	Reserved	Reserved						
		RTS Trigger Level	RTS Trigger Level for Auto-flow Control Use (not available in UART2 channel)						
		RTS_TRI_LEV	Trigger Level (Bytes)						
		0000	01						
		0001	04						
		0010	08						
[19:16]	RTS_TRI_LEV	0011	14						
		0100	30/14 (High Speed/Normal Speed)						
		0101	46/14 (High Speed/Normal Speed)						
		0110	62/14 (High Speed/Normal Speed)						
		others	62/14 (High Speed/Normal Speed)						
		Note: This field is us	sed for auto RTS flow control.						
[15:9]	Reserved	Reserved							
		Receiver Disable re	egister.						
		The receiver is disal	oled or not (set 1 is disable receiver)						
[8]	RX_DIS	1 = Disable Receiver							
[0]		0 = Enable Receiver							
			sed for RS-485 Normal Multi-drop mode. It should be programmed R [RS-485_NMM] is programmed.						
[7:4]	RFITL	RX FIFO Interrupt (INT_RDA) Trigger Level						

- 398 -

nuvoton

			per of bytes in the receive FIFO equals the RFITL then the RDA_IF will R [RDA_IEN] is enable, an interrupt will generated).				
		RFITL	INTR_RDA Trigger Level (Bytes)				
		0000	01				
		0001	04				
		0010	08				
		0011	14				
		0100	30/14 (High Speed/Normal Speed)				
		0101	46/14 (High Speed/Normal Speed)				
		0110	62/14 (High Speed/Normal Speed)				
		others	62/14 (High Speed/Normal Speed)				
[3]	Reserved	Reserved	Reserved				
		TX Field Software Reset					
		When TX_RST are cleared.	When TX_RST is set, all the byte in the transmit FIFO and TX internal state machine are cleared.				
[2]	TFR	1 = Writing 1 to	1 = Writing 1 to this bit will reset the TX internal state machine and pointers.				
		0 = Writing 0 to	0 = Writing 0 to this bit has no effect.				
		Note: This bit will auto clear needs at least 3 UART engine clock cycles.					
		RX Field Softwa	are Reset				
		When RX_RST are cleared.	When RX_RST is set, all the byte in the receiver FIFO and RX internal state machine are cleared.				
[1]	RFR	1 = Writing 1 to	1 = Writing 1 to this bit will reset the RX internal state machine and pointers.				
		0 = Writing 0 to	0 = Writing 0 to this bit has no effect.				
		Note: This bit wi	Note: This bit will auto clear needs at least 3 UART engine clock cycles.				
[0]	Reserved	Reserved					



Line Control Register (UA_LCR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x0C	R/W	UART0 Line Control Register	0x0000_0000
UA_LCR	UART1_BA+0x0C	R/W	UART1 Line Control Register	0x0000_0000
	UART2_BA+0x0C	R/W	UART2 Line Control Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved	ВСВ	SPE	EPE	PBE	NSB	w	LS

Bits	Descriptions	
[31:7]	Reserved	Reserved
		Break Control Bit
[6]	ВСВ	When this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0). This bit acts only on TX and has no effect on the transmitter logic.
		Stick Parity Enable
[5]	SPE	1 = When bits PBE, EPE and SPE are set, the parity bit is transmitted and checked as cleared. When PBE and SPE are set and EPE is cleared, the parity bit is transmitted and checked as set.
		0 = Disable stick parity
		Even Parity Enable
[4]	EPE	1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.
		0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.
		This bit has effect only when bit 3 (parity bit enable) is set.
		Parity Bit Enable
[3]	PBE	1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data.
		0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.
		Number of "STOP bit"
[2]	NSB	1= One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected;
		0= One "STOP bit" is generated in the transmitted data
		Two "STOP bit" is generated when 6-, 7- and 8-bit word length is selected.

- 400 -

nuvoton

		Word Length Sele	ect
		WLS[1:0]	Character length
[4:0]	WLS	00	5 bits
[1:0]	WLS	01	6 bits
		10	7 bits
		11	8 bits

nuvoton

MODEM Control Register (UA_MCR) (not available in UART2 channel)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x10	R/W	UART0 Modem Control Register	0x0000_0000
UA_MCR	UART1_BA+0x10	R/W	UART1 Modem Control Register	0x0000_0000
	UART2_BA+0x10	R/W	Reserved	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
Rese	erved	RTS_ST	Reserved		LEV_RTS	Reserved	
7	6	5	4	3	2	1	0
	Reserved						Reserved

Bits	Descriptions						
[31:14]	Reserved	eserved Reserved					
[13]	RTS_ST	RTS Pin State (Read Only) (not available in UART2 channel) This bit is the output pin status of RTS.					
[12:10]	Reserved	Reserved					

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 402 -



		RTS Trigger Level (not available in UART2 channel)
		This bit can change the RTS trigger level.
		1= high level triggered
		0= low level triggered
		UART Mode: MCR[Lev RTS] = 1
		MCR [RTS]
		MCR [RTS_st]
		UART Mode: MCR[Lev_RTS] = 0
[9]	LEV_RTS	MCR [RTS]
		MCR [RTS_st]
		RS-485 Mode: MCR[Lev_RTS] = 1
		TX Start D0 D1 D2 D3 D4 D5 D6 D7
		MCR [RTS_st]
		$\underline{RS-485Mode:MCR[Lev_RTS]=0}$
		TX Start D0 D1 D2 D3 D4 D5 D6 D7
		MCR [RTS_st]
[8:2]	Reserved	Reserved
		RTS (Request-To-Send) Signal (not available in UART2 channel)
		0 = Drive RTS pin to logic 1 (If the LEV_RTS set to low level triggered).
[1]	RTS	1 = Drive RTS pin to logic 0 (If the LEV_RTS set to low level triggered).
		0 = Drive RTS pin to logic 0 (If the LEV_RTS set to high level triggered).
		1 = Drive RTS pin to logic 1 (If the LEV_RTS set to high level triggered).
[0]	Reserved	Reserved

nuvoton

Modem Status Register (UA_MSR) (not available in UART2 channel)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x14	R/W	UART0 Modem Status Register	0x0000_0000
UA_MSR	UART1_BA+0x14	R/W	UART1 Modem Status Register	0x0000_0000
	UART2_BA+0x14	R/W	Reserved	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Reserved				LEV_CTS
7	6	5	4	3	2	1	0
	Reserved		CTS_ST		Reserved		DCTSF

Bits	Descriptions	
[31:9]	Reserved	Reserved
		CTS Trigger Level (not available in UART2 channel)
101	LEV CTS	This bit can change the CTS trigger level.
[8]	LEV_C13	1= high level triggered
		0= low level triggered
[7:5]	Reserved	Reserved
[4]	CTS ST	CTS Pin Status (Read Only) (not available in UART2 channel)
[4]	CTS_ST	This bit is the pin status of CTS.
[3:1]	Reserved	Reserved
		Detect CTS State Change Flag (Read Only) (not available in UART2 channel)
[0]	DCTSF	This bit is set whenever CTS input has change state, and it will generate Modem interrupt to CPU when UA_IER [MODEM_IEN] is set to 1.
		Software can write 1 to clear this bit to zero



FIFO Status Register (UA_FSR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x18	R/W	UART0 FIFO Status Register	0x1040_4000
UA_FSR	UART1_BA+0x18	R/W	UART1 FIFO Status Register	0x1040_4000
	UART2_BA+0x18	R/W	UART2 FIFO Status Register	0x1040_4000

31	30	29	28	27	26	25	24
	Reserved		TE_FLAG Reserved				TX_OVER_IF
23	22	21	20	19	18	17	16
TX_FULL	TX_EMPTY			TX_PO	INTER		
15	14	13	12	11	10	9	8
RX_FULL	RX_EMPTY			RX_PC	DINTER		
7	6	5	4	3	2	1	0
Reserved	BIF	FEF	PEF	RS485_ADD_ DETF	Rese	erved	RX_OVER_IF

Bits	Descriptions					
[31:29]	Reserved	Reserved				
		Transmitter Empty Flag (Read Only)				
[28]	TE_FLAG	Bit is set by hardware when TX FIFO (UA_THR) is empty and the STOP bit of the last byte has been transmitted.				
		Bit is cleared automatically when TX FIFO is not empty or the last byte transmission has not completed.				
[27:25]	Reserved	d Reserved				
		TX Overflow Error Interrupt Flag (Read Only)				
[24]	TX_OVER_IF	If TX FIFO (UA_THR) is full, an additional write to UA_THR will cause this bit to logic 1.				
		Note: This bit is read only, but can be cleared by writing '1' to it.				
		Transmitter FIFO Full (Read Only)				
[23]	TX FULL	This bit indicates TX FIFO full or not.				
	17_1 0	This bit is set when TX_POINTER is equal to 64/16(UART0/UART1), otherwise is cleared by hardware.				
		Transmitter FIFO Empty (Read Only)				
root		This bit indicates TX FIFO empty or not.				
[22]	TX_EMPTY	When the last byte of TX FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high. It will be cleared when writing data into THR (TX FIFO not empty).				
		TX FIFO Pointer (Read Only)				
[21:16]	TX_POINTER	This field indicates the TX FIFO Buffer Pointer. When CPU writes one byte into UA_THR, TX_POINTER increases one. When one byte of TX FIFO is transferred to				



	1	Toward Har Oliff Dockston TV DOINTED
		Transmitter Shift Register, TX_POINTER decreases one.
		Receiver FIFO Full (Read Only)
[15]	RX_FULL	This bit initiates RX FIFO full or not.
		This bit is set when RX_POINTER is equal to 64/16(UART0/UART1), otherwise is cleared by hardware.
		Receiver FIFO Empty (Read Only)
[14]	RX_EMPTY	This bit initiate RX FIFO empty or not.
		When the last byte of RX FIFO has been read by CPU, hardware sets this bit high. It will be cleared when UART receives any new data.
		RX FIFO Pointer (Read Only)
[13:8]	RX_POINTER	This field indicates the RX FIFO Buffer Pointer. When UART receives one byte from external device, RX_POINTER increases one. When one byte of RX FIFO is read by CPU, RX_POINTER decreases one.
[7]	Reserved	Reserved
		Break Interrupt Flag (Read Only)
[6]	BIF	This bit is set to a logic 1 whenever the received data input(RX) is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU writes 1 to this bit.
		Note: This bit is read only, but can be cleared by writing '1' to it.
		Framing Error Flag (Read Only)
[5]	FEF	This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU writes 1 to this bit.
		Note: This bit is read only, but can be cleared by writing '1' to it.
		Parity Error Flag (Read Only)
[4]	PEF	This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU writes 1 to this bit.
		Note: This bit is read only, but can be cleared by writing '1' to it.
		RS-485 Address Byte Detection Flag (Read Only) (Low Density Only)
[3]	RS485_ADD_DETF	This bit is set to logic 1 and set UA_ALT_CSR [RS-485_ADD_EN] whenever in RS-485 mode the receiver detect any address byte received address byte character (bit9 = '1') bit", and it is reset whenever the CPU writes 1 to this bit.
		Note: This field is used for RS-485 function mode.
		Note: This bit is read only, but can be cleared by writing '1' to it.
[2:1]	Reserved	Reserved
		RX Overflow Error IF (Read Only)
		This bit is set when RX FIFO overflow.
[0]	RX_OVER_IF	If the number of bytes of received data is greater than RX_FIFO (UA_RBR) size, 64/16 bytes of UART0/UART1, this bit will be set.
		Note: This bit is read only, but can be cleared by writing '1' to it.

- 406 -



Interrupt Status Control Register (UA_ISR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x1C	R/W	UART0 Interrupt Status Register	0x0000_0002
	UART1_BA+0x1C	R/W	UART1 Interrupt Status Register	0x0000_0002
	UART2_BA+0x1C	R/W	UART2 Interrupt Status Register	0x0000_0002

31	30	29	28	27	26	25	24
HW_LIN_RX_ BREAK_INT	Reserved	HW_BUF_ER R_INT	HW_TOUT_I NT	HW_MODEM _INT	HW_RLS_INT	Rese	rved
23	22	21	20	19	18	17	16
HW_LIN_RX_ BREAK_IF	Reserved	HW_BUF_ER R_IF	HW_TOUT_IF	HW_MODEM _IF	HW_RLS_IF	Rese	rved
15	14	13	12	11	10	9	8
LIN_RX_BRE AK_INT	Reserved	BUF_ERR_IN T	TOUT_INT	MODEM_INT	RLS_INT	THRE_INT	RDA_INT
7	6	5	4	3	2	1	0
LIN_RX_BRE AK_IF	Reserved	BUF_ERR_IF	TOUT_IF	MODEM_IF	RLS_IF	THRE_IF	RDA_IF

Bits	Descriptions	
		In DMA Mode, LIN Bus RX Break Field Detected Interrupt Indicator (Read Only)
[24]	HW_LIN_RX_BR	This bit is set if LIN_RX_BRK_IEN and HW_LIN_RX_BREAK_IF are both set to 1.
[31]	EAK_INT	1 = The LIN RX Break interrupt is generated in DMA mode
		0 = No LIN RX Break interrupt is generated in DMA mode
[30]	Reserved	Reserved
		In DMA Mode, Buffer Error Interrupt Indicator (Read Only)
[29]	HW_BUF_ERR_I	This bit is set if BUF_ERR_IEN and HW_BUF_ERR_IF are both set to 1.
[29]	NT	1 = The buffer error interrupt is generated in DMA mode
		0 = No buffer error interrupt is generated in DMA mode
		In DMA Mode, Time Out Interrupt Indicator (Read Only)
[28]	HW TOUT INT	This bit is set if TOUT_IEN and HW_TOUT_IF are both set to 1.
[20]	HW_1001_IN1	1 = The Tout interrupt is generated in DMA mode
		0 = No Tout interrupt is generated in DMA mode
		In DMA Mode, MODEM Status Interrupt Indicator (Read Only) (not available in UART2 channel)
[27]	HW_MODEM_INT	This bit is set if MODEM_IEN and HW_MODEM_IF are both set to 1.
		1 = The Modem interrupt is generated in DMA mode
		0 = No Modem interrupt is generated in DMA mode
[26]	HW_RLS_INT	In DMA Mode, Receive Line Status Interrupt Indicator (Read Only)



		This bit is set if RLS_IEN and HW_RLS_IF are both set to 1.			
		1 = The RLS interrupt is generated in DMA mode			
		0 = No RLS interrupt is generated in DMA mode			
[25:24]	Reserved	Reserved			
		In DMA Mode, LIN Bus RX Break Field Detect Interrupt Flag (Read Only)			
[23]	HW_LIN_RX_BR EAK_IF	This bit is set when RX received LIN break field. If UA_IER [LIN_RX_BRK_IEN] i enabled the LIN RX break interrupt will be generated.			
		Note: This bit is read only, but can be cleared by writing '1' to UA_ISR [7].			
[22]	Reserved	Reserved			
		In DMA Mode, Buffer Error Interrupt Flag (Read Only)			
[21]	HW_BUF_ERR_I F	This bit is set when the TX or RX FIFO overflows (TX_OVER_IF or RX_OVER_IF is set). When BUF_ERR_IF is set, the transfer maybe is not correct. If UA_IEI [BUF_ERR_IEN] is enabled, the buffer error interrupt will be generated.			
		Note: This bit is cleared when both TX_OVER_IF and RX_OVER_IF are cleared.			
		In DMA Mode, Time Out Interrupt Flag (Read Only)			
[20]	HW_TOUT_IF	This bit is set when the RX FIFO is not empty and no activities occurred in the FIFO and the time out counter equal to TOIC. If UA_IER [TOUT_IEN] is enabled, to Tout interrupt will be generated.			
		Note: This bit is read only and user can read UA_RBR (RX is in active) to clear it.			
		In DMA Mode, MODEM Interrupt Flag (Read Only) (not available in UART channel)			
[19]	HW_MODEM_IF	This bit is set when the CTS pin has state change (DCTSF=1). If UA_IE [MODEM_IEN] is enabled, the Modem interrupt will be generated.			
		Note: This bit is read only and reset to 0 when bit DCTSF is cleared by a write 1 o DCTSF.			
		In DMA Mode, Receive Line Status Flag (Read Only) (Low Density Only)			
[18]	HW RLS IF	This bit is set when the RX receive data have parity error, framing error or break erro (at least one of 3 bits, BIF, FEF and PEF, is set). If UA_IER [RLS_IEN] is enabled, th RLS interrupt will be generated.			
		Note: When in RS-485 function mode, this field include "receiver detect any address byte received address byte character (bit9 = '1') bit".			
		Note: This bit is read only and reset to 0 when all bits of BIF, FEF and PEF are cleared			
[17:16]	Reserved	Reserved			
		LIN Bus RX Break Field Detected Interrupt Indicator (Read Only)			
	LIN RX BREAK	This bit is set if LIN_RX_BRK_IEN and LIN_RX_BREAK_IF are both set to 1.			
[15]	INT	1 = The LIN RX Break interrupt is generated			
		0 = No LIN RX Break interrupt is generated			
[14]	Reserved	Reserved			
		Buffer Error Interrupt Indicator (Read Only)			
		This bit is set if BUF_ERR_IEN and BUF_ERR_IF are both set to 1.			
[13]	BUF_ERR_INT	1 = The buffer error interrupt is generated			
		0 = No buffer error interrupt is generated			
		Time Out Interrupt Indicator (Read Only)			
[12]	TOUT_INT				
		This bit is set if TOUT_IEN and TOUT_IF are both set to 1.			

- 408 -



		1 = The Tout interrupt is generated
		0 = No Tout interrupt is generated
		MODEM Status Interrupt Indicator (Read Only). (not available in UART2 channel) This bit is set if MODEM JEN and MODEM JE are both set to 1
[11]	MODEM_INT	This bit is set if MODEM_IEN and MODEM_IF are both set to 1.
		1 = The Modem interrupt is generated 0 = No Modem interrupt is generated
		Receive Line Status Interrupt Indicator (Read Only).
[10]	RLS_INT	This bit is set if RLS_IEN and RLS_IF are both set to 1.
		1 = The RLS interrupt is generated
		0 = No RLS interrupt is generated
		Transmit Holding Register Empty Interrupt Indicator (Read Only).
[9]	THRE_INT	This bit is set if THRE_IEN and THRE_IF are both set to 1.
,	_	1 = The THRE interrupt is generated
		0 = No THRE interrupt is generated
		Receive Data Available Interrupt Indicator (Read Only).
[8]	RDA_INT	This bit is set if RDA_IEN and RDA_IF are both set to 1.
[0]	KDA_III	1 = The RDA interrupt is generated
		0 = No RDA interrupt is generated
		LIN Bus RX Break Field Detected Flag (Read Only)
[7]	LIN_RX_BREAK_ IF	This bit is set when RX received LIN Break Field. If UA_IER [LIN_RX_BRK_IEN] is enabled the LIN RX Break interrupt will be generated.
		Note: This bit is read only, but can be cleared by writing '1' to it.
[6]	Reserved	Reserved
		Buffer Error Interrupt Flag (Read Only)
[5]	BUF_ERR_IF	This bit is set when the TX or RX FIFO overflows (TX_OVER_IF or RX_OVER_IF is set). When BUF_ERR_IF is set, the transfer maybe is not correct. If UA_IER [BUF_ERR_IEN] is enabled, the buffer error interrupt will be generated.
		Note: This bit is cleared when both TX_OVER_IF and RX_OVER_IF are cleared.
		Time Out Interrupt Flag (Read Only)
[4]	TOUT_IF	This bit is set when the RX FIFO is not empty and no activities occurred in the RX FIFO and the time out counter equal to TOIC. If UA_IER [TOUT_IEN] is enabled, the Tout interrupt will be generated.
		Note: This bit is read only and user can read UA_RBR (RX is in active) to clear it.
		MODEM Interrupt Flag (Read Only) (not available in UART2 channel)
[3]	MODEM_IF	This bit is set when the CTS pin has state change (DCTSF=1). If UA_IER [MODEM_IEN] is enabled, the Modem interrupt will be generated.
		Note: This bit is read only and reset to 0 when bit DCTSF is cleared by a write 1 on DCTSF.
		Receive Line Interrupt Flag (Read Only). (Low Density Only)
[2]	RLS_IF	This bit is set when the RX receive data have parity error, framing error or break error (at least one of 3 bits, BIF, FEF and PEF, is set). If UA_IER [RLS_IEN] is enabled, the RLS interrupt will be generated.
		Note: When in RS-485 function mode, this field include "receiver detect any address byte received address byte character (bit9 = '1') bit".

nuvoton

		Note: This bit is read only and reset to 0 when all bits of BIF, FEF and PEF are cleared.
		Transmit Holding Register Empty Interrupt Flag (Read Only).
[1]	THRE_IF	This bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register. If UA_IER [THRE_IEN] is enabled, the THRE interrupt will be generated.
		Note: This bit is read only and it will be cleared when writing data into THR (TX FIFO not empty).
		Receive Data Available Interrupt Flag (Read Only).
[0]	RDA_IF	When the number of bytes in the RX FIFO equals the RFITL then the RDA_IF will be set. If UA_IER [RDA_IEN] is enabled, the RDA interrupt will be generated.
		Note: This bit is read only and it will be cleared when the number of unread bytes of RX FIFO drops below the threshold level (RFITL).

- 410 -



UART Interrupt Source	Interrupt Enable Bit	Interrupt Indicator to Interrupt Controller	Interrupt Flag	Flag Cleared by
LIN RX Break Field Detected interrupt	LIN_RX_BRK_IEN	HW_LIN_RX_BREAK _INT	HW_LIN_RX_BREA K_IF	Write '1' to LIN_RX_BREAK_IF
Buffer Error Interrupt INT_BUF_ERR	BUF_ERR_IEN	HW_BUF_ERR_INT	HW_BUF_ERR_IF = (TX_OVER_IF or RX_OVER_IF)	Write '1' to TX_OVER_IF/ RX_OVER_IF
RX Timeout Interrupt INT_TOUT	RTO_IEN	HW_TOUT_INT	HW_TOUT_IF	Read UA_RBR
Modem Status Interrupt INT_MODEM	MODEM_IEN	HW_MODEM_INT	HW_MODEM_IF = (DCTSF)	Write '1' to DCTSF
Receive Line Status Interrupt INT_RLS	RLS_IEN	HW_RLS_INT	HW_RLS_IF = (BIF or FEF or PEF or RS- 485_ADD_DETF)	Write '1' to BIF/FEF/PEF/ RS- 485_ADD_DETF
Transmit Holding Register Empty Interrupt INT_THRE	THRE_IEN	HW_THRE_INT	HW_THRE_IF	Write UA_THR
Receive Data Available Interrupt INT_RDA	RDA_IEN	HW_RDA_INT	HW_RDA_IF	Read UA_RBR

Table 5-10 UART Interrupt Sources and Flags Table In DMA Mode (Low Density Only)

UART Interrupt Source	Interrupt Enable Bit	Interrupt Indicator to Interrupt Controller	Interrupt Flag	Flag Cleared by
LIN RX Break Field Detected interrupt	LIN_RX_BRK_IEN	LIN_RX_BREAK_INT	LIN_RX_BREAK_IF	Write '1' to LIN_RX_BREAK_IF
Buffer Error Interrupt INT_BUF_ERR	BUF_ERR_IEN	BUF_ERR_INT	BUF_ERR_IF = (TX_OVER_IF or RX_OVER_IF)	Write '1' to TX_OVER_IF/ RX_OVER_IF
RX Timeout Interrupt INT_TOUT	RTO_IEN	TOUT_INT	TOUT_IF	Read UA_RBR
Modem Status Interrupt INT_MODEM	MODEM_IEN	MODEM_INT	MODEM_IF = (DCTSF)	Write '1' to DCTSF
Receive Line Status Interrupt INT_RLS	RLS_IEN	RLS_INT	RLS_IF = (BIF or FEF or PEF)	Write '1' to BIF/FEF/PEF
Transmit Holding Register Empty Interrupt INT_THRE	THRE_IEN	THRE_INT	THRE_IF	Write UA_THR
Receive Data Available Interrupt INT_RDA	RDA_IEN	RDA_INT	RDA_IF	Read UA_RBR

Table 5-11 UART Interrupt Sources and Flags Table In Software Mode



Time out Register (UA_TOR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x20	R/W	UART0 Time Out Register	0x0000_0000
UA_TOR	UART1_BA+0x20	R/W	UART1 Time Out Register	0x0000_0000
	UART2_BA+0x20	R/W	UART2 Time Out Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	DLY								
7	6 5 4 3 2 1 0								
Reserved	TOIC								

Bits	Descriptions							
[31:16]	Reserved	Reserved						
[15:8]	DLY	TX Delay time value (Low Density Only) This field is use to programming the transfer delay time between the last stop bit and next start bit. TX Byte (i) Start Stop Start						
[6:0]	тоіс	Time Out Interrupt Comparator The time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (INT_TOUT) is generated if UA_IER [RTO_IEN]. A new incoming data word or RX FIFO empty clears INT_TOUT.						

- 412 -



Baud Rate Divider Register (UA_BAUD)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x24	R/W	UART0 Baud Rate Divisor Register	0x0F00_0000
UA_BAUD	UART1_BA+0x24	R/W	UART1 Baud Rate Divisor Register	0x0F00_0000
	UART2_BA+0x24	R/W	UART2 Baud Rate Divisor Register	0x0F00_0000

31	30	29	28	27	26	25	24	
Rese	erved	DIV_X_EN	DIV_X_ONE		DIVIDER_X			
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	BRD							
7	7 6 5 4 3 2 1 0							
	BRD							

Bits	Descriptions	
[31:30]	Reserved	Reserved
		Divider X Enable
		The BRD = Baud Rate Divider, and the baud rate equation is Baud Rate = $\operatorname{Clock} / [M * (BRD + 2)]$; The default value of M is 16.
[29]	DIV_X_EN	1 = Enable divider X (the equation of M = X+1, but DIVIDER_X [27:24] must >= 8).
		0 = Disable divider X (the equation of M = 16)
		Refer to the table below for more information.
		Note: When in IrDA mode, this bit must disable.
		Divider X equal 1
[20]	DIV Y ONE	1 = Divider M = 1 (the equation of M = 1, but BRD [15:0] must >= 3).
[28]	DIV_X_ONE	0 = Divider M = X (the equation of M = X+1, but DIVIDER_X[27:24] must >= 8)
		Refer to the Table 5-12 below for more information.
[07.04]	DIVIDED Y	Divider X
[27:24]	DIVIDER_X	The baud rate divider M = X+1.
[23:16]	Reserved	Reserved
[45.0]	BRD	Baud Rate Divider
[15:0]	טאט	The field indicated the baud rate divider



Mode	DIV_X_EN	DIV_X_ONE	DIVIDER X	BRD	Baud rate equation
0	Disable	0	В	Α	UART_CLK / [16 * (A+2)]
1	Enable	0	В	Α	UART_CLK / [(B+1) * (A+2)] , B must >= 8
2	Enable	1	Don't care	Α	UART_CLK / (A+2), A must >=3

Table 5-12 Baud rate equation table

- 414 -



IrDA Control Register (IRCR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x28	R/W	UART0 IrDA Control Register	0x0000_0040
UA_IRCR	UART1_BA+0x28	R/W	UART1 IrDA Control Register	0x0000_0040
	UART2_BA+0x28	R/W	UART2 IrDA Control Register	0x0000_0040

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
Reserved	INV_RX	INV_TX	Reserved			TX_SELECT	Reserved			

Bits	Descriptions	Descriptions						
[31:7]	Reserved	Reserved						
		INV_RX						
[6]	INV_RX	1= Inverse RX input signal						
		0= No inversion						
		INV_TX						
[5]	INV_TX	1= Inverse TX output signal						
		0= No inversion						
[4:2]	Reserved	Reserved						
		TX_SELECT						
[1]	TX_SELECT	1= Enable IrDA transmitter						
		0= Enable IrDA receiver						
[0]	Reserved	Reserved						

Note: When in IrDA mode, the UA_BAUD [DIV_X_EN] register must disable (the baud equation must be Clock / 16 * (BRD)

nuvoton

UART Alternate Control/Status Register (UA_ALT_CSR)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x2C	R/W	UART0 Alternate Control/Status Register	0x0000_0000
UA_ALT_CSR	UART1_BA+0x2C	R/W	UART1 Alternate Control/Status Register	0x0000_0000
	UART2_BA+0x2C R/W		UART2 Alternate Control/Status Register	0x0000_0000

31	30	29	28	27	26	25	24			
	ADDR_MATCH									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
RS485_ADD_ EN		Rese	erved		RS485_AUD	RS485_AAD	RS485_NMM			
7	6	5	4	3	2	1	0			
LIN_TX_EN	LIN_RX_EN	IN_RX_EN Reserved			UA_LIN_BKFL					

Bits	Descriptions	Descriptions						
		Address match value register (Low Density Only)						
[31:24]	ADDR_MATCH	This field contains the RS-485 address match values.						
		Note: This field is used for RS-485 auto address detection mode.						
[23:16]	Reserved	Reserved						
		RS-485 Address Detection Enable (Low Density Only)						
		This bit is use to enable RS-485 address detection mode.						
[15]	RS485_ADD_EN	1 = Enable address detection mode						
		0 = Disable address detection mode						
		Note: This field is used for RS-485 any operation mode.						
[14:11]	Reserved	Reserved						
		RS-485 Auto Direction Mode (AUD) (Low Density Only)						
[40]	DC405 AUD	1 = Enable RS-485 Auto Direction Operation Mode (AUO)						
[10]	RS485_AUD	0 = Disable RS-485 Auto Direction Operation Mode (AUO)						
		Note: It can be active with RS-485_AAD or RS-485_NMM operation mode.						
		RS-485 Auto Address Detection Operation Mode (AAD) (Low Density Only)						
101	DC405 AAD	1 = Enable RS-485 Auto Address Detection Operation Mode (AAD)						
[9]	RS485_AAD	0 = Disable RS-485 Auto Address Detection Operation Mode (AAD)						
		Note: It can't be active with RS-485_NMM operation mode.						
[0]	DC405 NIMBS	RS-485 Normal Multi-drop Operation Mode (NMM) (Low Density Only)						
[8]	RS485_NMM	1 = Enable RS-485 Normal Multi-drop Operation Mode (NMM)						

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 416 -

nuvoton

		0 = Disable RS-485 Normal Multi-drop Operation Mode (NMM)							
		ote: It can't be active with RS-485_AAD operation mode.							
		LIN TX Break Mode Enable							
		1 = Enable LIN TX Break Mode.							
[7]	LIN_TX_EN	0 = Disable LIN TX Break Mode.							
		Note: When TX break field transfer operation finished, this bit will be cleared automatically.							
		LIN RX Enable							
[6]	LIN_RX_EN	1 = Enable LIN RX mode.							
		0 = Disable LIN RX mode.							
[5:4]	Reserved	Reserved							
		UART LIN Break Field Length							
[3:0]	UA_LIN_BKFL	This field indicates a 4-bit LIN TX break field count.							
		Note: This break field length is UA_LIN_BKFL + 2							

- 417 -



UART Function Select Register (UA_FUN_SEL)

Register	Offset	R/W	Description	Reset Value
	UART0_BA+0x30 R/V		UART0 Function Select Register	0x0000_0000
UA_FUN_SEL	UART1_BA+0x30	R/W	UART1 Function Select Register	0x0000_0000
	UART2_BA+0x30 R/W		UART2 Function Select Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved					FUN_SEL					

Bits	Descriptions				
[31:2]	Reserved	Reserved			
		Function Select Enable			
		00 = UART Function			
[1:0]	FUN_SEL	01 = Enable LIN Function			
		10 = Enable IrDA Function			
		11 = Enable RS-485 Function (Low Density Only)			

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 418 -



5.13 Controller Area Network (CAN)

5.13.1 Overview

The Controller Area Network (CAN) is a serial communications protocol which is multi-master and it efficiently supports distributed real-time control with very high level of security. Its domain of application range from high speed networks to low cost multiplex wiring. In automotive electronics, engine control units, sensors, anti-skid-systems, etc. are connected using CAN with bit-rates up to 1Mbit/s.

In CAN systems, a node does not make use of any information about the system configuration (station addresses). Any Nodes can be added to the CAN network without requiring any change in the software or hardware of any node. The information on the bus is sent in fixed format message of different but limited length. When the bus is free, any connected unit may start to transmit a new message. The content of message is named by IDENTIFIER. The IDENTIFIER does not indicate the destination of the message, but describes the meaning of the data, so that all nodes in the network are able to decide by Message Filtering whether the data is to be acted upon by them or not. Within a CAN network it is guaranteed that a message is simultaneously accepted either by all nodes or by no node.

5.13.2 Features

- CAN 2.0B protocol compatibility
- Multi-master node
- Support 11-bit identifier as well as 29-bit identifier
- Bit rates up to 1Mbits/s
- NRZ bit coding
- Error detection: bit error, stuff error, form error, 15-bit CRC detection, and acknowledge error
- Listen only mode (no acknowledge, no active error flags)
- Acceptance filter extension (4-byte code, 4-byte mask)
- Error interrupt for each CAN-bus error
- Extended receive buffer (8-byte FIFO)
- Wakeup function

5.13.3 Block Diagram




Figure 5-74 CAN Bus Block Diagram

- 420 -



5.13.4 Functional Description

The bus has two complementary logical values, one is dominant bit represented by logic low level another is recessive bit represented by logic high level.

5.13.4.1 Frame Formats

There are two different formats which differ in the length of the IDENTIFIER field: Frames with the number of 11 bits IDENTIFIER are denoted Standard Frames. In contrast, frames containing 29 bits IDENTIFIER are denoted Extended Frames.

5.13.4.2 Frame Types

Message transfer is manifested and controlled by four different frame types:

- 1. A DATA FRAME carries data from a transmitter to the receivers
- 2. A REMOTE DATA FRAME is transmitted by a bus unit to request the transmission of the DATA FRAME with the same IDENTIFIER
- 3. An ERROR FRAME is transmitted by any unit on detecting a bus error
- 4. An OVERLOAD FRAME is used to provide for an extra delay between the preceding and the succeeding DATA or REMOTE FRAMES

DATA FRAMES and REMOTE FRAMES can be used both in Standard Format and Extended Format; they are separated from preceding frames by an INTERFRAME SPACE.

5.13.4.3 DATA FRAME

A DATA FRAME is composed of seven different bit fields: START of FRAME, ARBITRATION FIELD, CONTROL FIELD, CRC FILED, ACK FIELD, and END OF FRAME. The DATA FIELD can be of length zero.

- 421 -




Figure 5-75 Format of DATA FRAME

1 START OF FRAME (Standard Format as well as Extended Format)

The START OF FRAME (SOF) marks the beginning of DATA FRAMES and REMOTE FRAMES. It consists of a single 'dominant' bit. A station is only allowed to start transmission when the bus is idle. All stations have to synchronize to leading edge caused by START OF FRAME of the station starting transmission first.

2 ARBITRATION FIELD

The format of ARBITRATION FIELD is different between Standard Format and Extended Format Frames.

In Standard Format, the ARBITRATION FIELD consists of 11 bit IDENTIFIER and the RTR-bit. The IDENTIFIER bits are denoted ID-28... ID-18.

In Extended Format, the ARBITRATION FIELD consists of the 29 bit IDENTIFIER, the SRR-bit, the IDE-bit, and the RTR-bit. The IDENTIFIER bits are denoted ID-28... ID-0.

Note: In order to distinguish between Standard Format and Extended Format the reserved bit r1 is denoted as IDE bit.




Figure 5-76 Standard Format in ARBITRATION FIELD




Figure 5-77 Extended Format in ARBITRATION FIELD

3 IDENTIFIER

A. Standard Format

The IDENTIFIER's length is 11 bits and corresponds to the Base ID in Extended Format. These bits are transmitted in the order from ID-28 to ID-18. The least significant bit is ID-18. The 7 most significant bits (ID-28 ~ ID-22) must not be all 'recessive'

B. Extended Format

In contrast to the Standard Format, the Extended Format consists of 29 bits. The format comprises two sections: Based with 11 bits and the Extended ID with 18 bits.

B.1. Based ID

The Based ID consists of 11 bits. It is transmitted in the order from ID-28 to ID-18. It is equivalent to format of the Standard Identifier. The Based ID defines the Extended Frame's base priority.

B.2. Extended ID

The Extended ID consists of 18 bits. It is transmitted in the order of ID-17 to ID-0.

In a Standard Format, the IDENTIFIER is followed by RTR bit.

<u>RTR BIT</u>: Remote Transmission Request Bit (Standard Format as well as Extended Format)

In DATA FRAMES, the RTR BIT has to be 'dominant'. Within a REMOTE FRAME the RTR BIT



has to be 'recessive'. In an Extended Format the Base ID is transmitted first, followed by the IDE bit and the SRR bit. The Extended ID is transmitted after the SRR bit.

SRR BIT: Substitute Remote Request Bit (Extended Format)

The SRR is recessive bit. It is transmitted in Extended Format at the position of the RTR bit in Standard Frames and so substitutes the RTR-Bit in the Standard Format.

IDE BIT: Identifier Extension Bit (Extended Format)

The IDE Bit belongs to (a). the ARBITRATION FIELD for the Extended Format. (b). the Control Field for the Standard Format.

4 CONTROL FIELD: (Standard Format as well as Extended Format)

The CONTROL FILED consists of six bits. The format of the CONTROL FIELD is different for Standard Format and Extended Format. Frames in Standard Format include the DATA LENGTH CODE, the IDE bit, which is transmitted 'dominant', and the reserved bit r0. Frames in the Extended Format include the DATA LENGTH CODE and two reserved bit r1 and r0. The reserved bits have to be sent 'dominant', but receivers accept 'dominant' and 'recessive' bits in all combinations.




Figure 5-78 Format of CONTROL FIELD

<u>DATA LENGTH CODE</u>: (Standard Format as well as Extended Format)

The number of bytes in the DATA FIELD is indicated by the DATA LENGTH CODE. The DATA LENGTH CODE is 4 bits width and is transmitted within the CONTROL FIELD. The acceptable number of data length is from 0 to 8 bytes.

5 DATA FIELD (Standard Format as well as Extended Format)

The DATA FIELD consists of the data to be transferred within a DATA FRAME. It can contain from 0 to 8 bytes, and each byte contains 8 bits which are transferred from MSB first.

- 424 -

6 CRC FIELD (Standard Format as well as Extended Format)

Contains the CRC SEQUENCE followed by a CRC DELIMITER




Figure 5-79 Format of CRC FIELD

CRC SEQUENCE (Standard Format as well as Extended Format)

The frame check sequence is derived from a cyclic redundancy code best suited for frame with bit counts less than 127 bits (BCH Code).

In order to carry out the CRC calculation, the polynomial to be divided is defined as the polynomial, the coefficients of which are given by the de-stuffed bit stream consisting of START OF FRAME, ARBITRATION FIELD, CONTROL FIELD, DATA FILED (if present) and for the 15 lowest coefficients, by 0. This polynomial is divided by the generator-polynomial:

$$X^{15} + X^{14} + X^{10} + X^8 + X^7 + X^4 + X^3 + 1$$

The remainder of this polynomial division is the CRC SEQUENCE transmitted over the bus.

CRC DELIMITER (Standard Format as well as Extended Format)

The CRC SEQUENCE is followed by the CRC DELIMITER which consists of a single 'recessive' bit.

7 ACK FIELD (Standard Format as well as Extended Format)

The ACK FILED is two bits long and contains the ACK SLOT and the ACK DELIMITER. In the ACK FILED, the transmitting station sends two 'recessive' bits.

A RECEIVER which has received a valid message correctly, reports this to the TRANSMITTER by sending a 'dominant' bit during the ACK SLOT (it sends 'ACK').




Figure 5-80 Format of ACK FIELD

ACK SLOT:

All stations having received the matching CRC_SEQUENCE report this within the ACK SLOT by super-scribing the 'recessive' bit of the TRANSMITTER by a 'dominant' bit

ACK DELIMITER:

The ACK DELIMITER is the second bit of the ACK FILED and has to be a 'recessive' bit. As a consequence, the ACK SLOT is surrounded by two 'recessive' bits (CRC DELIMITER, ACK DELIMITER).

8 END OF FRAME (Standard Format as well as Extended Format)

Each DATA FRAME and REMOTE FRAME is delimited by a flag sequence consisting of seven 'recessive' bits.

5.13.4.4 REMOTE FRAME

A station acting as a RECEIVER for certain data can initiate the transmission of the respective data by its source node by sending a REMOTE FRAME. There are also two kinds of formats, Standard Format and Extended Format, are existed in the REMOTE FRAME. In both these formats, it composed of six different bit fields: START OF FRAME, ARBITRATION FIELD, CONTROL FILED, CRC FILED, ACK FIELD and END OF FRAME.

Contrary to DATA FRAMES, the RTR bit of REMOTE FRAME is 'recessive'. There is no DATA FILED, independent of the values of the DATA LENGTH CODE which may be signed any value within the admissible range 0...8. The value is the DATA LENGTH CODE of the corresponding DATA FRAME.

The polarity of the RTR bit indicated whether a transmitted frame is a DATA FRAME (RTR bit 'dominant') or a REMOTE FRAME (RTR bit 'recessive').




Figure 5-81 Format of REMOTE FRAME

5.13.4.5 ERROR FRAME

The ERROR FRAME consists of two different fields. The first field is given by the super-position of ERROR FLAG contributed from different stations. The following second field is the ERROR DELIMITER.




Figure 5-82 Format of ERROR FRAME

There are 2 forms of ERROR FLAG: an ACTIVE ERROR FLAG and a PASSIVE ERROR FLAG. The ACTIVE ERROR FLAG consists of six consecutive 'dominant' bits. The PASSIVE ERROR FLAG consists of six consecutive 'recessive' bits unless it is overwritten by 'dominant' bits from other nodes.

The ERROR DELIMITER consists of eight 'recessive' bits. After transmission of an ERROR FLAG, each station sends 'recessive' bits and monitors the bus until it detects a 'recessive' bit. Afterwards it starts transmitting seven more 'recessive' bits.



5.13.5 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
CAN0_BA = 0	x4018_0000			
MODE	CAN0_BA+0x00	R/W	Mode Register	0x0000_0000
COMMAND	CAN0_BA+0x04	R/W	Command Register	0x0000_0000
BUSSTS	CAN0_BA+0x08	R	Bus Status Register	0x0000_0140
INTR	CAN0_BA+0x0C	R/W	Interrupt Status Register	0x0000_0000
INTEN	CAN0_BA+0x10	R/W	Interrupt Enable Register	0x0000_0000
BTIMR	CAN0_BA+0x14	R/W	Bit Timing Register	0x0000_1100
ERRCR	CAN0_BA+0x20	R	Error Capture Register	0x0000_0000
RECNTR	CAN0_BA+0x28	R	Receiver Error Counter Register	0x0000_0000
TECNTR	CAN0_BA+0x2C	R/W	Transmit Error Counter Register	0x0000_0000
TXFINFO	CAN0_BA+0x30	R/W	Transmit Frame Information Register	0x0000_0000
TXIDR	CAN0_BA+0x34	R/W	Transmit Identifier Register	0x0000_0000
TXDATA_A	CAN0_BA+0x38	R/W	Transmit Data Register A	0x0000_0000
TXDATA_B	CAN0_BA+0x3C	R/W	Transmit Data Register B	0x0000_0000
RXFINFO	CAN0_BA+0x40	R	Received Frame Information Register	0x0000_0000
RXIDR	CAN0_BA+0x44	R	Received Identifier Register	0x0000_0000
RXDATA_A	CAN0_BA+0x48	R	Received Data Register A	0x0000_0000
RXDATA_B	CAN0_BA+0x4C	R	Received Data Register B	0x0000_0000
ACR	CAN0_BA+0x50	R/W	Acceptance Code Register	0x0000_0000
AMR	CAN0_BA+0x54	R/W	Acceptance Mask Register	0xFFFF_FFFF



5.13.6 Register Description

Mode Register (MODE)

Register	Offset	R/W	Description	Reset Value
MODE	CAN0_BA+0x00	R/W	CAN Bus Operation Mode Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
Reserved						LOM	RSTM			

Bits	Descriptions	Descriptions				
[31:2]	Reserved	Reserved				
[1]	LOM	Listen Only Mode If this bit is enabled, it can receive the input data but doesn't response the ACK signal if the receiver ID that matches the default value. 1 = Enable the Listen Only Mode. 0 = Absent				
[0]	RSTM	Reset Mode It is used to disable the retransmission function and reset the H/W state machine into the idle state. 1 = Reset Mode 0 = Absent				



COMMAND Register (COMMAND)

Register	Offset	R/W	Description	Reset Value
COMMAND	CAN0_BA+0x04	R/W	Command Register	0x0000_0100

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
	Reserved						HW_SYNC	
7	6	5	4	3	2	1	0	
CAN_EN	WAKEUP_EN	Reserved ABRT				TXREQ		

Bits	Descriptions					
[31:9]	Reserved	Reserved				
		Hardware Synchronization				
		It is used to define the time quantum offset is calculated by hardware or configured by the parameter of SJW which defined in the BTIMR register.				
		1 = Enable the hardware synchronization.				
[8]	HW_SYNC	The bit timing synchronization is done by hardware and the time quantum offset is calculated automatically by internal hardware design.				
		0 = Disable the hardware synchronization.				
		The time quantum offset for the bit timing synchronization is configured in the parameter of SJW which defined in BTIMR register.				
		Note: the time quantum offset is used to compensate the propagation delay or phased shifts of CAN bus line.				
		CAN Controller Enable				
[7]	CAN_EN	1 = Enable the CAN controller				
		0 = Disable the CAN controller				
		WAKE UP Enable				
		1 = Enable the wake up function				
		It will enable the wake up function when the system is in sleep mode.				
[6]	WAKEUP_EN	As the received signal (RX) toggle from 'recessive' to 'dominant' on the CAN Bus and the WAKEUP_EN bit is set to 1, it will wake up the system.				
		0 = Disable the wake up function				
		Note: When the system had been wake up, this bit must be clear before the user clears the interrupt flag WUI.				
[5:2]	Reserved	Reserved				
[4]	ADDT	Abort Automatic Re-Transmission				
[1]	ABRT	1 = Abort automatic re-transmission after a message transmission failure				

- 430 -



		0 = Automatic re-transmission when a message transmission failure
		Transmission Request
[0]	TXREQ	1 = A message shall be transmitted out
		0 = Absent

nuvoton

Bus Status Register (BUSSTS)

Register	Offset	R/W	Description	Reset Value
BUSSTS	CAN0_BA+0x08	R	Bus Status Register	0x0000_0140

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved EPASSIVE EACTIV						EACTIVE	
7	6	5	4	3	2	1	0	
BUSOFF	BUSIDLE	TXSTS	RXSTS	TXCOMPLET	Reserved			

Bits	Descriptions				
[31:10]	Reserved	Reserved			
		Error Passive Status			
[9]	EPASSIVE	1 = The bus stays in error passive state			
		0 = The bus doesn't stay in error passive state			
		Error Active Status			
[8]	EACTIVE	1 = The bus stays in error active state			
		0 = The bus doesn't stay in error active state			
		Bus ON/OFF Status			
[7]	BUSOFF	1 = Bus is in OFF state			
		0 = Bus is in ON status; it can be in ACTIVE or PASSIVE state			
		Bus Idle Status			
[6]	BUSIDLE	1 = Bus is in idle; the controller is not involved in bus activities			
		0 = There is bus transmit or bus toggle in received bus signal			
		Transmit Status			
[5]	TXSTS	1 = Transmitting; the bus is transmitting a message			
		0 = Idle			
		Receive Status			
[4]	RXSTS	1 = Receiving; the controller is receiving a message			
		0 = Idle			
		Transmission Complete Status			
[3]	TXCOMPLET	1 = The current requested transmission has been completed successfully			
		0 = Incomplete			

- 432 -



[2:0]	Reserved	Reserved



Interrupt Status Register (INTR)

Register	gister Offset R/W		Description	Reset Value
INTR	CAN0_BA+0x0C	R/W	Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
BEI	ALI	Reserved	WUI	Reserved		TI	RI		

Bits	Descriptions	
[31:8]	Reserved	Reserved
		Bus Error Interrupt
[7]	BEI	1 = This bit will be set when this CAN node detects an error on the CAN-bus and the BEIE bit is set within the interrupt enable register. It will be clear by write 1 to this bit.
		0 = No bus error interrupt
		Arbitration Lost Interrupt
[6]	ALI	1 = This bit will be set when this CAN node lose the arbitration to become a receiver and the ALIE bit is set within the interrupt enable register. It will be clear by write 1 to this bit.
		0 = No arbitration lost interrupt
[5]	Reserved	Reserved
		Wake-Up Interrupt
[4]	wui	1 = This bit will be set when this CAN node is sleeping but be waked up by bus activity and the WUIE bit is set within the interrupt enable register. It will be clear by write 1 to this bit.
		If the wakeup interrupt active after power idle, the WAKEUP_EN bit shall be clear before this bit to be cleared.
		0 = No wake-up interrupt
[3:2]	Reserved	Reserved
		Transmit Interrupt
[1]	ті	1 = This bit will be set when a transmission has done and the TIE bit is set within the interrupt enable register. It will be clear by write 1 to this bit.
		0 = No transmit done information
		Receive Interrupt
[0]	RI	1 = This bit will be set when a frame receiving has done and the RIE bit is set within the interrupt register. It will be clear by write 1 to this bit.
——	l	I .

- 434 -



ı		0 = No more received massage within the DVFIFO
		0 = No more received message within the RXFIFO



Interrupt Enable Register (INTEN)

Register	gister Offset R/W		Description	Reset Value
INTEN	CAN0_BA+0x10	R/W	Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	7 6 5 4 3 2 1 0								
BEIE	ALIE	Reserved	WUIE	Reserved		TIE	RIE		

Bits	Descriptions	
[31:8]	Reserved	Reserved
		Bus Error Interrupt Enable
[7]	BEIE	1 = Enable Bus error interrupt
		0 = Disable
		Arbitration Lost Interrupt Enable
[6]	ALIE	1 = Enable arbitration lost interrupt
		0 = Disable
[5]	Reserved	Reserved
		Wake-Up Interrupt Enable
[4]	WUIE	1 = Enable wake-up interrupt
		0 = Disable
[3:2]	Reserved	Reserved
		Transmit Interrupt Enable
[1]	TIE	1 = Enable transmit done interrupt
		0 = Disable
		Receive Interrupt Enable
[0]	RIE	1 = Enable receive done interrupt
		0 = Disable

- 436 -



BUS TIMING Register (BTIMR)

Register	Offset	R/W	Description	Reset Value
BTIMR	CAN0_BA+0x14	R/W	Bus Timing Register	0x0000_1100

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
SAMP		TSI	EG2			TSEG1[4:2]			
7	6	5	4	3	2	1	0		
TSEG	1[1:0]	Su	JW		Rese	erved			

Bits	Descriptions	
[31:16]	Reserved	Reserved
		Number of Sampling Point
		1 = Triple; the bus is sampled three times in one bit; they are located in TSEG1 + 1, TSEG1 and TSEG1 - 1.
[15]	SAMP	Recommended for low/medium speed buses where filtering spikes on the bus line is beneficial
		0 = Single; the bus is sampled once in the location of (TSEG1 + 1); recommended for high speed buses.
		Time Segment 2
[14:11]	TSEG2	(TSEG1 + 1) and (TSEG2 + 1) define the number of clock cycles per bit period and the location of the sample point.
[14.11]	1SEG2	(TSEG2 +1) defines the sample point location of per bit before the SYNC SEG.
		Note: There are three segments including SYNC, TSEG1, and TSEG2 per bit. The value of TSEG2 is max (TSEG1/2, 2).
		Time Segment 1
[10:6]	TSEG1	(TSEG1 + 1) defines the period between the SYNC segment and the sample point (not including the SYNC segment). The maximum value of TSEG1 is 16 and the minimum value is 2.
		Synchronization Jump Width
[5:4]	sJW	To compensate for phase shifts between clock sources of different bus nodes, any node must re-synchronize on any relevant signal edge of the current transmission. The SJW defines the maximum number of clock cycles a bit period may be shorted or lengthened by one re-synchronization. The maximum values of SJW shall be less than the min{TSEG1, TSEG2}. (see the BTIMR block description)
[3:0]	Reserved	Reserved

Note: According the parameters which defined in the BTIMR, the bit rate clock of CAN can be calculated as following equation.

nuvoton

$$CANbps = \frac{Fout}{(Divider + 1)(TSEG 1 + TSEG 2 + 3)}$$

Where:

CANbps: CAN bit rate
Fout: CAN clock source

Divider: CAN clock divide number (refer to clock control register)

TSEG1: Time segment 1
TSEG2: Time segment 2

- 438 -



Error Capture Register (ERRCR)

Register	Offset	R/W	Description	Reset Value
ERRCR	CAN0_BA+0x20	R	Error Capture Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
Reserved	ID18_NM	ID11_NM	STUFF_ERR S	FORM_ERRS	CRC_ERRS	ACK_ERRS	BIT_ERRS		

Bits	Descriptions	
[31:7]	Reserved	Reserved
		ID18 Not Match Status
[6]	ID18_NM	1 = 18-bit Identify pattern doesn't match the received data. The status will be updated when there is CRC error or be cleared by write '0'.
		0 = 18-bit Identify pattern matches the received data.
		ID11 Not Match Status
[5]	ID11_NM	1 = 11-bit Identify pattern doesn't match the received data. The status will be updated when there is CRC error or be cleared by write '0'.
		0 = 11-bit Identify pattern matches the received data.
		Stuff Error
[4]	STUFF_ERRS	1 = A Stuff Error has to be detected at the bit time of the 6th consecutive equal bit level in a message field that should be coded by the method of bit stuffing.
		0 = No stuff error.
		Form Error
[3]	FORM_ERRS	1 = A Form Error has to be detected when a fixed-form bit field contains one or more illegal bits. The fixed-form includes the CRC delimiter, ACK delimiter, Error Message Delimiter, Overflow Delimiter and EOF.
		0 = No fixed form error.
		CRC Error
[2]	CRC_ERRS	 1 = The CRC sequence consists of the result of the CRC calculation by the transmitter. The receiver calculates the CRC in the same way as the transmitter. A CRC Error has to be detected, if the calculated result is not the same as the received in the CRC sequence. 0 = No CRC error.
[1]	ACK_ERRS	Acknowledge Error
r · 1	AON_ENNO	1 = An Acknowledge error has to be detected by a transmitter whenever it does not

nuvoton

		monitor a 'dominant' bit during the ACK SLOT.
		0 = No Acknowledge error
		Bit Error
[0]	BIT_ERRS	1 = A node that is sending a bit on the bus also monitors the bus. A Bit Error has to be detected at that bit time, when the bit value that is monitored is different from the bit value that is sent.
		0 = No bit error

- 440 -

nuvoton

RX Error Count Register (RECNTR)

Register	Offset	R/W	Description	Reset Value
RECNTR	CAN0_BA+0x28	R	Receiver Error Counter Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
RECNT[7:0]							

Bits	Descriptions	
[31:8]	Reserved	Reserved
		Receiver Error Counter
[7:0]		The RX error counter register reflects the current value of the receive error counter. In operating mode, this register appears to the CPU as a read only memory. (If a bus-off event occurs, the RECNT is initialized to 0)

nuvoton

TX Error Count Register (TECNTR)

Register	Offset	R/W	Description	Reset Value
TECNTR	CAN0_BA+0x2C	R	Transmit Error Counter Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	TECNT[7:0]						

Bits	Descriptions	
[31:8]	Reserved	Reserved
[7:0]	TECNT	Transmit Error Counter The TX error counter register reflects the current value of the transmit error counter. In operating mode, this register appears to the CPU as a read only memory.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 442 -



TX Frame Information Register (TXFINFO)

Register	Offset	R/W	Description	Reset Value
TXFINFO	CAN0_BA+0x30	R/W	TX Frame Information Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
			Rese	erved					
7	6	5	4	3	2	1	0		
TXFF	TXRTR	TXDLC[5:0]							

Bits	Descriptions	Descriptions							
[31:8]	Reserved	Reserved	Reserved						
		Transmit Frame Format	Transmit Frame Format						
[7]	TXFF		1 = The format of transmission frame is Extended Format 0 = The format of transmission frame is Standard Format						
[6]	TXRTR	1 = The transmission frame Extended Format)	Remote transmission request 1 = The transmission frame is REMOTE FRAME (Standard Format as well as Extended Format) 0 = The transmission frame is DATA FRAME						
			Transmit Data Length Code The number of bytes in the DATA FIELD is indicated by the TXDLC.						
		Number of Data Bytes	DLC[3]	DLC[2]	DLC[1]	DLC[0]			
		0	d	d	d	d			
		1	d	d	d	r			
		2	d	d	r	d			
[5:0]	TXDLC	3	d	d	r	r			
		4	d	r	d	d			
		5	d	r	d	r			
		6	d	r	r	d			
		7	d	r	r	r			
		8	r	d	d	d			
		Note: Where 'd' means dom	inant bit, 0, and	l 'r' means reces	sive bit, 1.				

nuvoton

TX IDENTIFIER Register (TXIDR)

Register	Offset	R/W	Description	Reset Value
TXIDR	CAN0_BA+0x34	R/W	Transmit Identifier Register	0x0000_0000

31	30	29	28	27	26	25	24		
TXID[28:21]									
23	22	21	20	19	18	17	16		
	TXID[20:13]								
15	14	13	12	11	10	9	8		
			TXID	[12:5]					
7	6	5	4	3	2	1	0		
TXID[4:0]			Reserved						

Bits	Descriptions	
		Transmit Identifier
[31:3]	TXID	TXID[28:18] is the 11-bit identifier for Standard Format
		TXID[28:0] is the 29-bit Identifier for Extended Format
[2:0]	Reserved	Reserved

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 444 -

nuvoton

TX DATA_A Register (TXDATA_A)

Register	Offset	R/W	Description	Reset Value
TXDATA_A	CAN0_BA+0x38	R/W	Transmit Data Register A	0x0000_0000

31	30	29	28	27	26	25	24	
TXDATA4								
23	22	21	20	19	18	17	16	
	TXDATA3							
15	14	13	12	11	10	9	8	
	TXDATA2							
7	6	5	4	3	2	1	0	
	TXDATA1							

Bits	Descriptions	
[31:24]	TXDATA4	Transmit Data Buffer 4 TXDATA4 is the 4th transmit data buffer. If the TXDLC >= 6'h4, the content of this buffer is the 4th data will be sent out during DATA FIELD
[23:16]	TXDATA3	Transmit Data Buffer 3 TXDATA3 is the 3rd transmit data buffer. If the TXDLC >= 6'h3, the content of this buffer is the 3rd data will be sent out during DATA FIELD
[15:8]	TXDATA2	Transmit Data Buffer 2 TXDATA2 is the 2nd transmit data buffer. If the TXDLC >= 6'h2, the content of this buffer is the 2nd data will be sent out during DATA FIELD
[7:0]	TXDATA1	Transmit Data Buffer 1 TXDATA1 is the 1st transmit data buffer. If the TXDLC >= 6'h1, the content of this buffer is the 1st data will be sent out during DATA FIELD

nuvoton

TX DATA_B Register (TXDATA_B)

Register	Offset	R/W	Description	Reset Value
TXDATA_B	CAN0_BA+0x3C	R/W	Transmit Data Register B	0x0000_0000

31	30	29	28	27	26	25	24		
TXDATA8									
23	22	21	20	19	18	17	16		
	TXDATA7								
15	14	13	12	11	10	9	8		
			TXD	ATA6					
7	6	5	4	3	2	1	0		
	TXDATA5								

Bits	Descriptions	
		Transmit Data Buffer 8
[31:24]	TXDATA8	TXDATA8 is the 8th transmit data buffer. If the TXDLC = 6'h8, the content of this buffer is the 8th data will be sent out during DATA FIELD
		Transmit Data Buffer 7
[23:16] TXDATA7	TXDATA7	TXDATA7 is the 7th transmit data buffer. If the TXDLC >= 6'h7, the content of this buffer is the 7th data will be sent out during DATA FIELD
		Transmit Data Buffer 6
[15:8]	TXDATA6	TXDATA6 is the 6th transmit data buffer. If the TXDLC >= 6'h6, the content of this buffer is the 6th data will be sent out during DATA FIELD
		Transmit Data Buffer 5
[7:0] TXDA	TXDATA5	TXDATA5 is the 5th transmit data buffer. If the TXDLC >= 6'h5, the content of this buffer is the 5th data will be sent out during DATA FIELD

- 446 -



RX Frame Information Register (RXFINFO)

Register	Offset	R/W	Description	Reset Value
RXFINFO	CAN0_BA+0x40	R	RX Frame Information Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
RXIDE	RXRTR	Reserved		RXDLC[3:0]				

Bits	Descriptions	5							
[31:8]	Reserved	Reserved	Reserved						
[7]	RXIDE	1 = The format of received	Receiver Identifier Extended Bit 1 = The format of received frame is Extended Format 0 = The format of received frame is Standard Format						
[6]	RXRTR	1 = The received frame is I	Receive Remote transmission request Bit 1 = The received frame is REMOTE FRAME 0 = The received frame is DATA FRAME						
[5:4]	Reserved	Reserved	Reserved						
[5:4] Reserved	Receive Data Length Coo The number of bytes in the Number of Data Bytes 0 1 2 3 4 5 6 7 8 Note: Where 'd' means dor	DLC[3] d d d d d d d d	DLC[2] d d d r r r	DLC[1] d d r d d r d d	DLC[0] d r d r d r d				

nuvoton

Received Identifier Register (RXIDR)

Register	Offset	R/W	Description	Reset Value
RXIDR	CAN0_BA+0x44	R	Received Identifier Register	0x0000_0000

31	30	29	28	27	26	25	24
	RXID[28:21]						
23	22	21	20	19	18	17	16
	RXID[20:13]						
15	14	13	12	11	10	9	8
	RXID[12:5]						
7	6	5	4	3	2	1	0
RXID[4:0]						Reserved	

Bits	Descriptions		
		Receive Identifier	
[31:3]	RXID	RXID[28:18] is the 11-bit identifier for Standard Format	
		RXID[28:0] is the29-bit Identifier for Extended Format	
[2:0]	Reserved	Reserved	

- 448 -

nuvoton

RX DATA_A Register (RXDATA_A)

Register	Offset	R/W	Description	Reset Value
RXDATA_A	CAN0_BA+0x48	R	Receive Data Register A	0x0000_0000

31	30	29	28	27	26	25	24
	RXDATA4						
23	22	21	20	19	18	17	16
	RXDATA3						
15	14	13	12	11	10	9	8
	RXDATA2						
7	6	5	4	3	2	1	0
RXDATA1							

Bits	Descriptions				
		Receive Data Buffer 4			
[31:24] RXDATA4	RXDATA4 is the 4th receive data buffer. If the RXDLC >= 4'h4, the content of this buffer will be filled with the 4th data during DATA FIELD				
		Receive Data Buffer 3			
[23:16] RXDATA3	RXDATA3 is the 3rd receive data buffer. If the RXDLC >= 4'h3, the content of this buffer will filled with the 3rd data during DATA FIELD				
		Receive Data Buffer 2			
[15:8] RXDATA2		RXDATA2 is the 2nd receive data buffer. If the RXDLC >= 4'h2, the content of this buffer will be filled with the 2nd data during DATA FIELD			
[7:0] RXDA		Receive Data Buffer 1			
	RXDATA1	RXDATA1 is the 1st receive data buffer. If the RXDLC >= 4'h1, the content of this buffer will be filled with the 1st data during DATA FIELD			

nuvoton

RX DATA_B Register (RXDATA_B)

Register	Offset	R/W	Description	Reset Value
RXDATA_B	CAN0_BA+0x4C	R	Receive Data Register B	0x0000_0000

31	30	29	28	27	26	25	24
	RXDATA8						
23	22	21	20	19	18	17	16
	RXDATA7						
15	14	13	12	11	10	9	8
	RXDATA6						
7	6	5	4	3	2	1	0
RXDATA5							

Bits	Descriptions	Descriptions				
[31:24]	RXDATA8	Receive Data Buffer 8 RXDATA8 is the 8th receive data buffer. If the RXDLC = 4'h8, the content of this buffer				
	_	will be filled with the 8th data during DATA FIELD				
[23:16]	23:161 RXDATA7	Receive Data Buffer 7 RXDATA7 is the 7th receive data buffer. If the RXDLC >= 4'h7, the content of this				
	buffer will be filled with the 7th data during DATA FIELD					
		Receive Data Buffer 6				
[15:8] RXDATA6	RXDATA6 is the 6th receive data buffer. If the RXDLC >= 4'h6, the content of this buffer will be filled with the 6th data during DATA FIELD					
[7:0] RX		Receive Data Buffer 5				
	RXDATA5	RXDATA5 is the 5th receive data buffer. If the RXDLC >= 4'h5, the content of this buffer will be filled with the 5th data during DATA FIELD				

- 450 -



Acceptance Code Register (ACR)

Register	Offset	R/W	Description	Reset Value
ACR	CAN0_BA+0x50	R/W	Acceptance Code Register	0x0000_0000

31	30	29	28	27	26	25	24
	ACRID[28:21]						
23	22	21	20	19	18	17	16
	ACRID[20:13]						
15	14	13	12	11	10	9	8
	ACRID[12:5]						
7	6	5	4	3	2	1	0
	ACRID[4:0]					Reserved	

Bits	Descriptions			
	31:31 ACRID	Acceptance Code Register		
[31:3]		The bit patterns (identifier) of received message are defined within the acceptance code registers.		
		ACRID[28:18] is used to identify the received message of 11-bit Identify.		
		ACRID[28:0] is used to identify the received message of 29-bit Identify.		
[2:0]	Reserved	Reserved		

nuvoton

Acceptance Mask Register (AMR)

Register	Offset	R/W	Description	Reset Value
AMR	CAN0_BA+0x54	R/W	Acceptance Mask Register	0xFFFF_FFFF

31	30	29	28	27	26	25	24			
	AMRID[28:21]									
23	22	21	20	19	18	17	16			
			AMRID	[20:13]						
15	14	13	12	11	10	9	8			
			AMRIE	D[12:5]						
7	6	5	4	3	2	1	0			
AMRID[4:0]						Reserved				

Bits	Descriptions	
		Acceptance Mask Register
		The corresponding acceptance mask registers allow defining certain bit position to be mask or to be 'don't care'.
[31:3]	AMRID	1 = The corresponding bit is masked and it depends on the ACR bit and its received data bit.
		0 = The corresponding bit is always PASS.
		AMRID[28:18] is used to identify the received message of 11-bit Identify.
		AMRID[28:0] is used to identify the received message of 29-bit Identify.
[2:0]	Reserved	Reserved

- 452 -



5.14 PS2 Device Controller (PS2D)

5.14.1 Overview

PS/2 device controller provides basic timing control for PS/2 communication. All communication between the device and the host is managed through the CLK and DATA pins. Unlike PS/2 keyboard or mouse device controller, the received/transmit code needs to be translated as meaningful code by firmware. The device controller generates the CLK signal after receiving a request to send, but host has ultimate control over communication. DATA sent from the host to the device is read on the rising edge and DATA sent from device to the host is change after rising edge. A 16 bytes FIFO is used to reduce CPU intervention. S/W can select 1 to 16 bytes for a continuous transmission.

5.14.2 Features

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus

- 453 -

5.14.3 Block Diagram

The PS/2 device controller consists of APB interface and timing control logic for DATA and CLK lines.




Figure 5-83 PS/2 Device Block Diagram

- 454 -



5.14.4 Functional Description

5.14.4.1 Communication

The PS/2 device implements a bidirectional synchronous serial protocol. The bus is "Idle" when both lines are high (open-collector). This is the only state where the device is allowed start to transmit DATA. The host has ultimate control over the bus and may inhibit communication at any time by pulling the CLK line low.

The CLK signal is generated by PS2 device. If the host wants to send DATA, it must first inhibit communication from the device by pulling CLK low. The host then pulls DATA low and releases CLK. This is the "Request-to-Send" state and signals the device to start generating CLK pulses.

DATA	CLK	Bus State
High	High	Idle
High	Low	Communication Inhibit
Low	High	Host Request to Send

All data is transmitted one byte at a time and each byte is sent in a frame consisting of 11 or 12 bits. These bits are:

- 1 start bit. This is always 0
- 8 DATA bits, least significant bit first
- 1 parity bit (odd parity)
- 1 stop bit. This is always 1
- 1 acknowledge bit (host-to-device communication only)

The parity bit is set if there is an even number of 1's in the data bits and cleared to 0 if there is an odd number of 1's in the data bits. The number of 1's in the data bits plus the parity bit always add up to an odd number set to 1. This is used for error detection. The device must check this bit and if incorrect it should respond as if it had received an invalid command.

The host may inhibit communication at any time by pulling the CLK line low for at least 100 microseconds. If a transmission is inhibited before the 11th clock pulse, the device must abort the current transmission and prepare to retransmit the current data when host releases Clock. In order to reserve enough time for s/w to decode host command, the transmit logic is blocked by RXINT bit, S/W must clear RXINT bit to start retransmit. S/W can write CLRFIFO to 1 to reset FIFO pointer if need.

Device-to-Host

The device uses a serial protocol with 11-bit frames. These bits are:

- 1 start bit. This is always 0
- 8 DATA bits, least significant bit first
- 1 parity bit (odd parity)
- 1 stop bit. This is always 1

The device writes a bit on the DATA line when CLK is high, and it is read by the host when CLK is low. Figure 5-84 in the following illustrate this.

- 455 -




Figure 5-84 Data Format of Device-to-Host

Host-to-Device:

First of all, the PS/2 device always generates the CLK signal. If the host wants to send DATA, it must first put the CLK and DATA lines in a "Request-to-send" state as follows:

- Inhibit communication by pulling CLK low for at least 100 microseconds
- Apply "Request-to-send" by pulling DATA low, then release CLK

The device should check for this state at intervals not to exceed 10 milliseconds. When the device detects this state, it will begin generating CLK signals and CLK in eight DATA bits and one stop bit. The host changes the DATA line only when the CLK line is low, and DATA is read by the device when CLK is high.

After the stop bit is received, the device will acknowledge the received byte by bringing the DATA line low and generating one last CLK pulse. If the host does not release the DATA line after the 11th CLK pulse, the device will continue to generate CLK pulses until the DATA line is released.




Figure 5-85 Data Format of Host-to-Device

- 456 -

The host and the device DATA and CLK detailed timing for communication is shown as below:




Figure 5-86 PS/2 Bit Data Format

5.14.4.2 PS/2 Bus Timing Specification




Figure 5-87 PS/2 Bus Timing

nuvoton

Symbol	Timing Parameter	Min	Max
T1	DATA transition to the falling edge of CLK	5us	25us
T2	Rising edge of CLK to DATA transition	5us	T4-5us
T3	Duration of CLK inactive	30us	50us
T4	Duration of CLK active	30us	50us
Т5	Time to auxiliary device inhibit after clock 11 to ensure auxiliary device does not start another transmission	>0	50us
T7	Duration of CLK inactive	30us	50us
Т8	Duration of CLK active	30us	50us
Т9	Time from inactive to active CLK transition, use to time auxiliary device sample DATA	5us	25us

- 458 -

5.14.4.3 TX FIFO Operation

Writing PS2TXDATA0 register starts device to host communication. S/W is required to define TXFIFO depth before writing transmission data to TX FIFO. 1st START bit is sent to PS2 bus 100us after S/W writes TX FIFO, if there is more than 4 bytes data need to be sent, S/W can write residual data to PS2TXDATA1-3 before 4th byte transmit complete. A time delay 100us is added between two consecutive bytes.




Figure 5-88 PS/2 Data Format



5.14.5 Register Map

 $\boldsymbol{R}:$ read only, $\boldsymbol{W}:$ write only, $\boldsymbol{R/W}:$ both read and write

Register	Offset	R/W	Description	Reset Value
PS2_BA: 0x40	10_0000			
PS2CON	PS2_BA+0x00	R/W	PS2 Control Register	0x0000_0000
PS2TXDATA0	PS2_BA+0x04	R/W	PS2 Transmit DATA Register 0	0x0000_0000
PS2TXDATA1	PS2_BA+0x08	R/W	PS2 Transmit DATA Register 1	0x0000_0000
PS2TXDATA2	PS2_BA+0x0C	R/W	PS2 Transmit DATA Register 2	0x0000_0000
PS2TXDATA3	PS2_BA+0x10	R/W	PS2 Transmit DATA Register 3	0x0000_0000
PS2RXDATA	PS2_BA+0x14	R	PS2 Receive DATA Register	0x0000_0000
PS2STATUS	PS2_BA+0x18	R/W	PS2 Status Register	0x0000_0083
PS2INTID	PS2_BA+0x1C	R/W	PS2 Interrupt Identification Register	0x0000_0000

- 460 -



5.14.6 Register Description

PS2 Control Register (PS2CON)

Register	Offset	R/W	Description	Reset Value
PS2CON	PS2_BA + 0x00	R/W	PS2 Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
	Rese	erved		FPS2DAT	FPS2CLK	OVERRIDE	CLRFIFO			
7	6	5	4	3	2	1	0			
ACK	ACK TXFIFO_DEPTH					TXINTEN	PS2EN			

Bits	Descriptions	
[31:12]	Reserved	Reserved
		Force PS2DATA Line
[11]	FPS2DAT	It forces PS2DATA high or low regardless of the internal state of the device controller if OVERRIDE is set to high.
		1 = Force PS2DATA high
		0 = Force PS2DATA low
		Force PS2CLK Line
[10]	FPS2CLK	It forces PS2CLK line high or low regardless of the internal state of the device controller if OVERRIDE is set to high.
		1 = Force PS2DATA line high
		0 = Force PS2DATA line low
		Software Override PS2 CLK/DATA Pin State
[9]	OVERRIDE	1 = PS2CLK and PS2DATA pins are controlled by S/W
		0 = PS2CLK and PS2DATA pins are controlled by internal state machine.
		Clear TX FIFO
[8]	CLRFIFO	Write 1 to this bit to terminate device to host transmission. The TXEMPTY bit in PS2STATUS bit will be set to 1 and pointer BYTEIDEX is reset to 0 regardless there is residue data in buffer or not. The buffer content is not been cleared.
		1 = Clear FIFO
		0 = Not active
[7]	ACK	Acknowledge Enable
. 1		1 = If parity error or stop bit is not received correctly, acknowledge bit will not be sent to

nuvoton

		host at 12th clock
		0 = Always send acknowledge to host at 12th clock for host to device communication.
		Transmit Data FIFO Depth
		There is 16 bytes buffer for data transmit. S/W can define the FIFO depth from 1 to 16 bytes depends on application.
		0 = 1 byte
[6:3]	TXFIFODIPTH	1 = 2 bytes
		14 = 15 bytes
		15 = 16 bytes
		Enable Receive Interrupt
[2]	RXINTEN	1 = Enable data receive complete interrupt
		0 = Disable data receive complete interrupt
		Enable Transmit Interrupt
[1]	TXINTEN	1 = Enable data transmit complete interrupt
		0 = Disable data transmit complete interrupt
		Enable PS2 Device
ro1	PS2EN	Enable PS2 device controller
[0]	F3ZEN	1 = Enable
		0 = Disable

- 462 -



PS2 TX DATA Register 0-3 (PS2TXDATA0-3)

Register	Offset	R/W	Description	Reset Value
PS2TXDATA0	PS2_BA + 0x04	R/W	PS2 Transmit Data Register0	0x0000_0000
PS2TXDATA1	PS2_BA + 0x08	R/W	PS2 Transmit Data Register1	0x0000_0000
PS2TXDATA2	PS2_BA + 0x0C	R/W	PS2 Transmit Data Register2	0x0000_0000
PS2TXDATA3	PS2_BA + 0x10	R/W	PS2 Transmit Data Register3	0x0000_0000

31	30	29	28	27	26	25	24			
	PS2TXDATAx[31:24]									
23	22	21	20	19	18	17	16			
			PS2TXDA	ΓAx[23:16]						
15	14	13	12	11	10	9	8			
			PS2TXDA	TAx[15:8]						
7	6	5	4	3	2	1	0			
	PS2TXDATAx[7:0]									

Bits	Descriptions	escriptions					
[31:0]		Transmit data Write data to this register starts device to host communication if bus is in IDLE state. S/W must enable PS2EN before writing data to TX buffer.					

nuvoton

PS2 Receiver DATA Register (PS2RXDATA)

Register	Offset	R/W	Description	Reset Value
PS2RXDATA	PS2_BA + 0x14	R/W	PS2 Receive Data Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
RXDATA[7:0]								

Bits	Descriptions	Descriptions				
[31:8]	Reserved	Reserved				
[7:0]	PS2RXDATA	Received Data For host to device communication, after acknowledge bit is sent, the received data is copied from receive shift register to PS2RXDATA register. CPU must read this register before next byte reception complete, otherwise the data will be overwritten and RXOVF bit in PS2STATUS[6] will be set to 1.				

- 464 -



PS2 Status Register (PS2STATUS)

Register	Offset	R/W	Description	Reset Value
PS2STATUS	PS2_BA + 0x18	R/W	PS2 Status Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
Reserved					BYTEII	DX[3:0]	
7	6	5	4	3	2	1	0
TXEMPTY	RXOVF	TXBUSY	RXBUSY	RXPARITY	FRAMERR	PS2DATA	PS2CLK

Bits	Descriptions								
[31:12]	Reserved	Reserved	Reserved						
		Byte Index	Byte Index						
			d it will be cleared to 0.	t data shift register	r. When all data in FIFO is				
		BYTEIDX	DATA Transmit	BYTEIDX	DATA Transmit				
		0000	TXDATA0[7:0]	1000	TXDATA2[7:0]				
[11:8]	BYTEIDX	0001	TXDATA0[15:8]	1001	TXDATA2[15:8]				
[11.0]	BITLIDA	0010	TXDATA0[23:16]	1010	TXDATA2[23:16]				
		0011	TXDATA0[31:24]	1011	TXDATA2[31:24]				
		0100	TXDATA1[7:0]	1100	TXDATA3[7:0]				
		0101	TXDATA1[15:8]	1101	TXDATA3[15:8]				
		0110	TXDATA1[23:16]	1110	TXDATA3[23:16]				
		0111	TXDATA1[31:24]	1111	TXDATA3[31:24]				
		TX FIFO Emp	ty	•					
[7]	TXEMPTY	When S/W writes any data to PS2TXDATA0-3 the TXEMPTY bit is cleared to 0 immediately if PS2EN is enabled. When transmitted data byte number is equal to FIFODEPTH then TXEMPTY bit is set to 1.							
[,]	IXEIVIFII	1 = FIFO is en	1 = FIFO is empty						
		0 = There is data to be transmitted							
		Read only bit.							
[6]	RXOVF	RX Buffer Ov	erwrite						
رما	KAUVF	1 = Data in PS	S2RXDATA register is ove	rwritten by new reco	eived data				

nuvoton

	T	To the second se
		0 = No overwrite
		Write 1 to clear this bit.
		Transmit Busy
		This bit indicates that the PS2 device is currently sending data.
[5]	TXBUSY	1 = Currently sending data
		0 = Idle
		Read only bit.
		Receive Busy
		This bit indicates that the PS2 device is currently receiving data.
[4]	RXBUSY	1 = Currently receiving data
		0 = Idle
		Read only bit.
		Received Parity
[3]	RXPARITY	This bit reflects the parity bit for the last received data byte (odd parity).
		Read only bit.
		Frame Error
[2]	FRAMERR	For host to device communication, if STOP bit (logic 1) is not received it is a frame error. If frame error occurs, DATA line may keep at low state after 12th clock. At this moment, S/W overrides PS2CLK to send clock till PS2DATA release to high state. After that, device sends a "Resend" command to host.
		1 = Frame error occur
		0 = No frame error
		Write 1 to clear this bit.
[4]	PS2DATA	DATA Pin State
[1]	PSZDATA	This bit reflects the status of the PS2DATA line after synchronizing and sampling.
[0]	Deach K	CLK Pin State
[0]	PS2CLK	This bit reflects the status of the PS2CLK line after synchronizing.

- 466 -



PS2 Interrupt Identification Register (PS2INTID)

Register	Offset	R/W	Description	Reset Value
PS2INTID	PS2_BA + 0x1C	R/W	PS2 Interrupt Identification Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	Reserved						RXINT	

Bits	Descriptions	Descriptions					
[31:3]	Reserved	Reserved					
		Transmit Interrupt					
		This bit is set to 1 after STOP bit is transmitted. Interrupt occur if TXINTEN bit is set to 1.					
[1]	TXINT	1 = Transmit interrupt occurs					
		0 = No interrupt					
		Write 1 to clear this bit to 0.					
		Receive Interrupt					
		This bit is set to 1 when acknowledge bit is sent for Host to device communication. Interrupt occurs if RXINTEN bit is set to 1.					
[0]	RXINT	1 = Receive interrupt occurs					
		0 = No interrupt					
		Write 1 to clear this bit to 0.					



5.15 I²S Controller (I²S)

5.15.1 Overview

The I 2 S controller consists of IIS protocol to interface with external audio CODEC. Two 8 word deep FIFO for read path and write path respectively and is capable of handling 8 \sim 32 bit word sizes. DMA controller handles the data movement between FIFO and memory.

5.15.2 Features

- I²S can operate as either master or slave
- Capable of handling 8, 16, 24 and 32 bit word sizes
- Mono and stereo audio data supported
- I²S and MSB justified data format supported
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive
- Generates interrupt requests when buffer levels cross a programmable boundary
- Two DMA requests, one for transmit and one for receive

Publication Release Date: Dec. 22, 2010

- 468 - Revision V1.06

5.15.3 Block Diagram




Figure 5-89 I²S Clock Control Diagram




Figure 5-90 I²S Controller Block Diagram

5.15.4 Functional Description

5.15.4.1 fS Operation




Figure 5-91 I²S Bus Timing Diagram (Format =0)




Figure 5-92 MSB Justified Timing Diagram (Format=1)

- 470 -



5.15.4.2 FIFO operation

_	N+3		l _	N+2	_	_	N+1			N		
7		0	7		0	7		0	7		0	
Stereo	8-bit data	a mod	e						ı —			
7	LEFT+1	0	7	RIGHT+1	0	7	LEFT	0	7	RIGHT	0	
Mono	16-bit data	a mod	le									
45		N-	+1		0	45		١	1		0	
15	40 121 1				0	15					0	
Stereo	16-bit da											
15		LE	FT 		0	15		RIG	ЭНТ 		0	
Mono	24-bit data	a mod	le									
			T				N					
			23								0	
Stereo	24-bit da	ta mo	de									
			23				LEFT				0	N
												
			23				RIGHT				0	N+1
N4	00 1:4 4-4											
IVIONO	32-bit data	a mod	.е ——									
31					1	N					0	
Sterec	32-bit da	ita mo	de									
						FT						N
31											0	IN

Figure 5-93 FIFO contents for various I²S modes



5.15.5 Register Map

 $\boldsymbol{R}:$ read only, $\boldsymbol{W}:$ write only, $\boldsymbol{R/W}:$ both read and write

Register	Offset	R/W	Description	Reset Value				
I2S_BA = 0x401A_0000								
I2S_CON	I2S_BA+0x00	R/W	I ² S Control Register	0x0000_0000				
I2S_CLKDIV	I2S_BA+0x04	R/W	I ² S Clock Divider Register	0x0000_0000				
I2S_IE	I2S_BA+0x08	R/W	I ² S Interrupt Enable Register	0x0000_0000				
I2S_STATUS	I2S_BA+0x0C	R/W	I ² S Status Register	0x0014_1000				
I2S_TXFIFO	I2S_BA+0x10	R/W	I ² S Transmit FIFO Register	0x0000_0000				
I2S_RXFIFO	I2S_BA+0x14	R/W	I ² S Receive FIFO Register	0x0000_0000				

- 472 - Revision V1.06



5.15.6 Register Description

I²S Control Register (I2S_CON)

Register	Offset	R/W	Description	Reset Value
I2S_CON	I2S_BA+0x00	R/W	I ² S Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved	Reserved	RXDMA	TXDMA	CLR_RXFIFO	CLR_TXFIFO	LCHZCEN	RCHZCEN		
15	14	13	12	11	10	9	8		
MCLKEN	MCLKEN RXTH[2:0]				TXTH[2:0]				
7	6	5	4	3	2	1	0		
FORMAT	MONO	WORD	WIDTH	MUTE	RXEN	TXEN	I2SEN		

Bits	Descriptions	
[31:22]	Reserved	Reserved
		Enable Receive DMA
[21]	RXDMA	When RX DMA is enabled, $\rm I^2S$ requests DMA to transfer data from receive FIFO to SRAM if FIFO is not empty.
		1 = Enable RX DMA
		0 = Disable RX DMA
		Enable Transmit DMA
[20]	TXDMA	When TX DMA is enables, I^2S request DMA to transfer data from SRAM to transmit FIFO if FIFO is not full.
		1 = Enable TX DMA
		0 = Disable TX DMA
		Clear Receive FIFO
[19]	CLR_RXFIFO	Write 1 to clear receive FIFO, internal pointer is reset to FIFO start point, and RXFIFO_LEVEL[3:0] returns to zero and receive FIFO becomes empty.
		This bit is cleared by hardware automatically, read it return zero.
		Clear Transmit FIFO
[18]	CLR_TXFIFO	Write 1 to clear transmit FIFO, internal pointer is reset to FIFO start point, and TXFIFO_LEVEL[3:0] returns to zero and transmit FIFO becomes empty but data in transmit FIFO is not changed.
		This bit is clear by hardware automatically, read it return zero.



		Left channel zero cross detect enable					
[17]	LCHZCEN	If this bit is set to 1, when left channel data sign bit change or next shift data bits are all zero then LZCF flag in I2S_STATUS register is set to 1.					
		1 = Enable left channel zero cross detect					
		0 = Disable left channel zero cross detect					
		Right channel zero cross detect enable					
[16]	RCHZCEN	If this bit is set to 1, when left channel data sign bit change or next shift data bits are all zero then LZCF flag in I2S_STATUS register is set to 1.					
		1 = Enable right channel zero cross detect					
		0 = Disable right channel zero cross detect					
		Master clock enable					
[15]	MCLKEN	If NuMicro™ NUC100 series, external crystal clock is frequency 2*N*256fs then software can program MCLK_DIV[2:0] in I2S_CLKDIV register to get 256fs clock to audio codec chip.					
		1 = Enable master clock					
		0 = Disable master clock					
		Receive FIFO threshold level					
		When received data word(s) in buffer is equal or higher than threshold level then RXTHI flag is set.					
		000 = 1 word data in receive FIFO					
		001 = 2 word data in receive FIFO					
[14:12]	RXTH[2:0]	010 = 3 word data in receive FIFO					
		011 = 4 word data in receive FIFO					
		100 = 5 word data in receive FIFO					
		101 = 6 word data in receive FIFO					
		110 = 7 word data in receive FIFO					
		111 = 8 word data in receive FIFO					
		Transmit FIFO threshold level					
		If remain data word (32 bits) in transmit FIFO is the same or less than threshold level then TXTHI flag is set.					
		000 = 0 word data in transmit FIFO					
		001 = 1 word data in transmit FIFO					
[11:9]	TXTH[2:0]	010 = 2 words data in transmit FIFO					
		011 = 3 words data in transmit FIFO					
		100 = 4 words data in transmit FIFO					
		101 = 5 words data in transmit FIFO					
		110 = 6 words data in transmit FIFO					
		111 = 7 words data in transmit FIFO					

- 474 -



		T ₋ .				
		Slave mode				
[8]	SLAVE	I ² S can operate as master or slave. For master mode, I2S_BCLK and I2S_LRCLK pins are output mode and send bit clock from NuMicro™ NUC100 series to Audio CODEC chip. In slave mode, I2S_BCLK and I2S_LRCLK pins are input mode and I2S_BCLK and I2S_LRCLK signals are received from outer Audio CODEC chip.				
		1 = Slave mode				
		0 = Master mode				
		Data format				
[7]	FORMAT	1 = MSB justified data format				
		0 = I ² S data format				
		Monaural data				
[6]	MONO	1 = Data is monaural format				
		0 = Data is stereo format				
		Word width				
		00 = data is 8 bit				
[5:4]	WORDWIDTH	01 = data is 16 bit				
		10 = data is 24 bit				
		11 = data is 32 bit				
		Transmit mute enable				
[3]	MUTE	1= Transmit channel zero				
		0 = Transmit data is shifted from buffer				
		Receive enable				
[2]	RXEN	1 = Enable data receive				
		0 = Disable data receive				
		Transmit enable				
[1]	TXEN	1 = Enable data transmit				
		0 = Disable data transmit				
		Enable I ² S controller				
[0]	I2SEN	1 = Enable				
		0 = Disable				
	•					



I²S Clock Divider (I2S_CLKDIV)

Register	Offset	R/W	Description	Reset Value
I2S_CLKDIV	I2S_BA+0x04	R/W	I ² S Clock Divider Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			BCLK_I	DIV [7:0]						
7	6	5	4	3	2	1	0			
		Reserved	MCLK_DIV[2:0]							

Bits	Descriptions					
[31:16]	Reserved	Reserved				
[15:8]	BCLK_DIV [7:0]	Bit Clock Divider If I ² S operates in master mode, bit clock is provided by NuMicro™ NUC100 series. Software can program these bits to generate sampling rate clock frequency.				
		F_BCLK = F_I2SCLK /(2x(BCLK_DIV + 1))				
[7:3]	Reserved	Reserved				
		Master Clock Divider				
	MCLK_DIV[2:0]	If chip external crystal frequency is (2xMCLK_DIV)*256fs then software can program these bits to generate 256fs clock frequency to audio codec chip. If MCLK_DIV is set to 0, MCLK is the same as external clock input.				
[2:0]		For example, sampling rate is 24 kHz and chip external crystal clock is 12.288 MHz, set MCLK_DIV=1.				
		F_MCLK = F_I2SCLK/(2x(MCLK_DIV)) (When MCLK_DIV is >= 1)				
		F_MCLK = F_I2SCLK (When MCLK_DIV is set to 0)				

- 476 -



I²S Interrupt Enable Register (I2S_IE)

Register	Offset	R/W	Description	Reset Value
I2S_IE	I2S_BA+0x08	R/W	I ² S Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved		LZCIE	RZCIE	TXTHIE	TXOVFIE	TXUDFIE			
7	6	5	4	3	2	1	0			
		Reserved	RXTHIE	RXOVFIE	RXUDFIE					

Bits	Descriptions					
[31:13]	Reserved	Reserved				
		Left channel zero cross interrupt enable				
[12]	LZCIE	Interrupt occur if this bit is set to 1 and left channel zero cross				
[12]	LZCIE	1 = Enable interrupt				
		0 = Disable interrupt				
		Right channel zero cross interrupt enable				
[11]	RZCIE	1 = Enable interrupt				
		0 = Disable interrupt				
		Transmit FIFO threshold level interrupt enable				
[10]	TXTHIE	Interrupt occurs if this bit is set to 1 and data words in transmit FIFO is less than TXTH[2:0].				
		1 = Enable interrupt				
		0 = Disable interrupt				
		Transmit FIFO overflow interrupt enable				
[0]	TXOVFIE	Interrupt occurs if this bit is set to 1 and transmit FIFO overflow flag is set to 1				
[9]	IXOVFIE	1 = Enable interrupt				
		0 = Disable interrupt				
		Transmit FIFO underflow interrupt enable				
[8]	TXUDFIE	Interrupt occur if this bit is set to 1 and transmit FIFO underflow flag is set to 1.				
[၀]	TXODFIE	1 = Enable interrupt				
		0 = Disable interrupt				
[7:3]	Reserved	Reserved				

nuvoton

		Receive FIFO threshold level interrupt enable
[2]	RXTHIE	When data word in receive FIFO is equal or higher then RXTH[2:0] and the RXTHI bit is set to 1. If RXTHIE bit is enabled, interrupt occur.
		1 = Enable interrupt
		0 = Disable interrupt
		Receive FIFO overflow interrupt enable
[1]	RXOVFIE	1 = Enable interrupt
		0 = Disable interrupt
		Receive FIFO underflow interrupt enable
[0]	RXUDFIE	If software read receive FIFO when it is empty then RXUDF flag in I2SSTATUS register is set to 1.
		1 = Enable interrupt
		0 = Disable interrupt

- 478 -



I²S Status Register (I2S_STATUS)

Register	Offset	R/W	Description	Reset Value
I2S_STATUS	I2S_BA+0x0C	R/W	I ² S Status Register	0x0014_1000

31	30	29	28	27	26	25	24	
	TX_LEVEL[3:0]				RX_LEVEL[3:0]			
23	22	21	20	19	18	17	16	
LZCF	RZCF	TXBUSY	TXEMPTY	TXFULL	TXTHF	TXOVF	TXUDF	
15	14	13	12	11	10	9	8	
	Reserved			RXFULL	RXTHF	RXOVF	RXUDF	
7	6	5	4	3	2	1	0	
	Reserved				I2STXINT	I2SRXINT	I2SINT	

Bits	Descriptions					
		Transmit FIFO level				
		These bits indicate word number in transmit FIFO				
[31:28]	TX LEVEL	0000 = No data				
[31.20]	IX_LEVEL	0001 = 1 word in transmit FIFO				
		1000 = 8 words in transmit FIFO				
		Receive FIFO level				
		These bits indicate word number in receive FIFO				
[27:24]	RX LEVEL	0000 = No data				
[27.24]	KX_LLVLL	0001 = 1 word in receive FIFO				
		1000 = 8 words in receive FIFO				
		Left channel zero cross flag				
		It indicates left channel next sample data sign bit is changed or all data bits are zero.				
[23]	LZCF	1 = Left channel zero cross is detected				
		0 = No zero cross				
		Software can write 1 to clear this bit to zero				
		Right channel zero cross flag				
		It indicates right channel next sample data sign bit is changed or all data bits are zero.				
[22]	RZCF	1 = Right channel zero cross is detected				
		0 = No zero cross				
		Software can write 1 to clear this bit to zero				



		Transmit Busy
		This bit is clear to 0 when all data in transmit FIFO and shift buffer is shifted out. And
[04]	TVBLICV	set to 1 when 1st data is load to shift buffer.
[21]	TXBUSY	1 = Transmit shift buffer is busy
		0 = Transmit shift buffer is empty
		This bit is read only.
		Transmit FIFO empty
		This bit reflect data word number in transmit FIFO is zero
[20]	TXEMPTY	1 = Empty
		0 = Not empty
		This bit is read only.
		Transmit FIFO full
		This bit reflect data word number in transmit FIFO is 8
[19]	TXFULL	1 = Full.
		0 = Not full.
		This bit is read only
		Transmit FIFO threshold flag
[18]	TXTHF	When data word(s) in transmit FIFO is equal or lower than threshold value set in TXTH[2:0] the TXTHF bit becomes to 1. It keeps at 1 till TXFIFO_LEVEL[3:0] is higher than TXTH[1:0] after software write TXFIFO register.
[10]	IXINF	1 = Data word(s) in FIFO is equal or lower than threshold level
		0 = Data word(s) in FIFO is higher than threshold level
		This bit is read only
		Transmit FIFO overflow flag
		Write data to transmit FIFO when it is full and this bit set to 1
[17]	TXOVF	1 = Overflow
		0 = No overflow
		Software can write 1 to clear this bit to zero
		Transmit FIFO underflow flag
		When transmit FIFO is empty and shift logic hardware read data from data FIFO causes this set to 1.
[16]	TXUDF	1 = Underflow
		0 = No underflow
		Software can write 1 to clear this bit to zero
[15:13]	Reserved	Reserved
		Receive FIFO empty
		This bit reflects data words number in receive FIFO is zero
[12]	RXEMPTY	1 = Empty
		0 = Not empty
		This bit is read only.

- 480 -



		Receive FIFO full
		This bit reflect data words number in receive FIFO is 8
[11]	RXFULL	1 = Full
[]		0 = Not full
		This bit is read only.
		Receive FIFO threshold flag
[40]	RXTHF	When data word(s) in receive FIFO is equal or higher than threshold value set in RXTH[2:0] the RXTHF bit becomes to 1. It keeps at 1 till RXFIFO_LEVEL[3:0] less than RXTH[1:0] after software read RXFIFO register.
[10]	KAINF	1 = Data word(s) in FIFO is equal or higher than threshold level
		0 = Data word(s) in FIFO is lower than threshold level
		This bit is read only
		Receive FIFO overflow flag
		When receive FIFO is full and receive hardware attempt write to data into receive FIFO then this bit is set to 1, data in 1st buffer is overwrote.
[9]	RXOVF	1 = Overflow occur
		0 = No overflow occur
		Software can write 1 to clear this bit to zero
		Receive FIFO underflow flag
		Read receive FIFO when it is empty, this bit set to 1 indicate underflow occur.
[8]	RXUDF	1 = Underflow occur
		0 = No underflow occur
		Software can write 1 to clear this bit to zero
[7:4]	Reserved	Reserved
		Right channel
		This bit indicate current transmit data is belong to right channel
[3]	RIGHT	1 = Right channel
		0 = Left channel
		This bit is read only
		I ² S transmit interrupt
101	IOCTVINIT	1 = Transmit interrupt
[2]	I2STXINT	0 = No transmit interrupt
		This bit is read only
		I ² S receive interrupt
[4]	ISCRYINT	1 = Receive interrupt
[1]	I2SRXINT	0 = No receive interrupt
		This bit is read only
ı		



		I ² S Interrupt flag
		1 = I ² S interrupt
[0]	I2SINT	0 = No I ² S interrupt
		It is wire-OR of I2STXINT and I2SRXINT bits.
		This bit is read only.

- 482 -

nuvoton

I²S Transmit FIFO (I2S_TXFIFO)

Register	Offset	R/W	Description	Reset Value
I2S_TXFIFO	I2S_BA+0x10	R/W	I ² S Transmit FIFO	0x0000_0000

31	30	29	28	27	26	25	24	
	TXFIFO[31:24]							
23	22	21	20	19	18	17	16	
	TXFIFO[23:16]							
15	14	13	12	11	10	9	8	
	TXFIFO[15:8]							
7	6	5	4	3	2	1	0	
	TXFIFO[7:0]							

Bits	Descriptions	
		Transmit FIFO register
[31:0]		l^2S contains 8 words (8x32 bit) data buffer for data transmit. Write data to this register to prepare data for transmit. The remain word number is indicated by TX_LEVEL[3:0] in I2S_STATUS



I²S Receive FIFO (I2S_RXFIFO)

Register	Offset	R/W	Description	Reset Value
I2S_RXFIFO	I2S_BA+0x14	R/W	I ² S Receive FIFO	0x0000_0000

31	30	29	28	27	26	25	24
			RXFIFC	[31:24]			
23	22	21	20	19	18	17	16
	RXFIFO[23:16]						
15	14	13	12	11	10	9	8
	RXFIFO[15:8]						
7	6	5	4	3	2	1	0
RXFIFO[7:0]							

Bits	Descriptions		
		Receive FIFO register	
[31:0]		I^2S contains 8 words (8x32 bit) data buffer for data receive. Read this register to get data in FIFO. The remaining data word number is indicated by RX_LEVEL[3:0] in I2S_STATUS register.	

- 484 -



5.16 Analog-to-Digital Converter (ADC)

5.16.1 Overview

NuMicro™ NUC100 Series contains one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports three operation modes: single, single-cycle scan and continuous scan mode. There are two kinds of scan mode: continuous mode and single cycle mode. The A/D converters can be started by software and external STADC pin.

5.16.2 Features

- Analog input voltage range: 0~Vref (Max to 5.0V)
- 12-bit resolution and 10-bit accuracy is guaranteed
- Up to 8 single-end analog input channels or 4 differential analog input channels
- Maximum ADC clock frequency is 16MHz
- Up to 600K SPS conversion rate
- Three operating modes
 - Single mode: A/D conversion is performed one time on a specified channel
 - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the lowest numbered channel to the highest numbered channel
 - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion
- An A/D conversion can be started by
 - Software write 1 to ADST bit
 - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators
- Conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result is equal to the compare register setting
- Channel 7 supports 3 input sources: external analog voltage, internal fixed bandgap voltage, and internal temperature sensor output
- Support Self-calibration to minimize conversion error

5.16.3 Block Diagram




Figure 5-94 ADC Controller Block Diagram

5.16.4 Functional Description

The A/D converter operates by successive approximation with 12-bit resolution. This A/D converter equips with self calibration function to minimum conversion error, user can write 1 to CALEN bit in ADCALR register to enable calibration function, while internal calibration is finish the CAL_DONE bit will assert. The ADC has three operation modes: single mode, single-cycle scan mode and continuous scan mode. When changing the operating mode or analog input channel enable, in order to prevent incorrect operation, software must clear ADST bit to 0 in ADCR register.

5.16.4.1 Self-Calibration

When chip power on or switch ADC input type between single-end input and differential input, it needs to do ADC self calibration to minimize the conversion error. User can write 1 to CALEN bit in ADCALR register to enable self calibration. The operation is process internally and it needs 127 ADC clocks to complete calibration. After CALEN is set to 1, software must wait CAL_DONE bit set by internal hardware. The detail timing is shown as below:




Figure 5-95 ADC Converter Self-Calibration Timing Diagram

5.16.4.2 ADC Clock Generator

The maximum sampling rate is up to 600K SPS. The ADC engine has three clock sources selected by 2-bit ADC_S (CLKSEL[3:2]), the ADC clock frequency is divided by an 8-bit prescaler with the formula:

The ADC clock frequency = (ADC clock source frequency) / (ADC N+1);

where the 8-bit ADC N is located in register CLKDIV[23:16].

In generally, software can set ADC_S and ADC_N to get 16MHz or slightly less.

Because the Bandgap voltage source lacks the driving capability, a conversion rate lower than 15 kHz (@5V) is recommended.




Figure 5-96 ADC Clock Control

5.16.4.3 Single Mode

In single mode, A/D conversion is performed only once on the specified single channel. The operations are as follows:

- 1. A/D conversion is started when the ADST bit in ADCR is set to 1 by software or external trigger input.
- 2. When A/D conversion is finished, the result is stored in the A/D data register corresponding to the channel.
- 3. On completion of conversion, the ADF bit in ADSR is set to 1 and ADC interrupt (ADC_INT) is requested If the ADIE bit is set to 1.
- 4. The ADST bit remains 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters idle state.

Note: If software enables more than one channel in single mode, the least channel is converted and other enabled channels will be ignored.




Figure 5-97 Single Mode Conversion Timing Diagram

5.16.4.4 Single-Cycle Scan Mode

In single-cycle scan mode, A/D conversion will sample and convert the specified channels once in the sequence from the least to highest channel. Operations are as follows:

- 1. When the ADST bit in ADCR is set to 1 by a software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for each enabled channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the enabled channels is completed, the ADF bit in ADSR is set to 1. If the ADIE bit is set to 1 at this time, an ADC_INT interrupt is requested after A/D conversion ends.
- 4. After A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters idle state. If ADST is cleared to 0 before all enabled ADC channels conversion done, ADC controller will finish current conversion and the result of the lowest enabled ADC channel will become unpredictable.

An example timing diagram for single-cycle scan on enabled channels (0, 2, 3 and 7) is shown as below:




Figure 5-98 Single-Cycle Scan on Enabled Channels Timing Diagram

5.16.4.5 Continuous Scan Mode

In continuous scan mode, A/D conversion is performed sequentially on the specified channels that enabled by CHEN bits in ADCHER register (maximum 8 channels for ADC). The operations are as follows:

- 1. When the ADST bit in ADCR is set to 1 by software or external trigger input, A/D conversion starts on the channel with the lowest number.
- 2. When A/D conversion for each enabled channel is completed, the result of each enabled channel is stored in the A/D data register corresponding to each enabled channel.
- 3. When all enabled channel sequentially completes A/D converting once, the ADF bit (ADSR[0]) will be set to 1. If the ADIE bit is set to 1 at this time, an ADC_INT interrupt is requested after A/D conversion ends. Conversion of the 1st enabled channel starts again.
- 4. Steps 2 to 3 are repeated as long as the ADST bit remains enable. When ADST is cleared to 0, ADC controller will finish current conversion and the result of the lowest enabled ADC channel will become unpredictable.

An example timing diagram for continuous scan on enabled channels (0, 2, 3 and 7) is shown as below:




Figure 5-99 Continuous Scan on Enabled Channels Timing Diagram

5.16.4.6 Input Sampling and A/D Conversion Time

A/D conversion can be triggered by external pin request. When the ADCR.TRGEN is set to high to enable ADC external trigger function, setting the TRGS[1:0] bits to 00b is to select external trigger input from the STADC pin. Software can set TRGCOND[1:0] to select trigger condition is falling/rising edge or low/high level. An 8-bit sampling counter is used to deglitch. If level trigger condition is selected, the STADC pin must be kept at defined state at least 8 PCLKs. The ADST bit will be set to 1 at the 9th PCLK and start to conversion. Conversion is continuous if external trigger input is pull at low (or high state) in level trigger mode. It is stopped only when external condition trigger condition disappears. If edge trigger condition is selected, the high and low state must be kept at least 4 PLCKs. Pulse that is shorter than this specification will be ignored.

ADC external trigger function is only supported at single-cycle scan mode.

5.16.4.7 Conversion Result Monitor by Compare Mode

ADC controller provide two sets of compare register ADCMPR0 and 1 to monitor maximum two specified channels conversion result from A/D conversion controller, refer to Figure 5-100. Software can select which channel to be monitored by set CMPCH(ADCMPRx[5:0]) and CMPCOND bit is used to check conversion result is less than specify value or greater than (equal to) value specified in CMPD[11:0]. When the conversion of the channel specified by CMPCH is completed, the comparing action will be triggered one time automatically. When the compare result meets the setting, compare match counter will increase 1, otherwise, the compare match counter will be clear to 0. When counter value reach the setting of (CMPMATCNT+1) then CMPF bit will be set to 1, if CMPIE bit is set then an ADC_INT interrupt request is generated. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software. Detail logics diagram is shown as below:




Figure 5-100 A/D Conversion Result Monitor Logics Diagram

5.16.4.8 Interrupt Sources

The A/D converter generates a conversion end ADF in ADSR register upon the end of A/D conversion. If ADIE bit in ADCR is set then conversion end interrupt request ADC_INT is generated. If CMPIE bit is enabled, when A/D conversion result meets setting in ADCMPR register, monitor interrupt is generated, ADC_INT will be set also. CPU can clear CMPF and ADF to stop interrupt request.




Figure 5-101 A/D Controller Interrupt

5.16.4.9 Peripheral DMA Request

When A/D conversion is finished, the conversion result will be loaded into ADDR register and VALID bit will be set to 1. If the PTEN bit of ADCR is set, ADC controller will generate a request to PDMA. User can use PDMA to transfer the conversion results to a user-specified memory space without CPU's intervention. The source address of PDMA operation is fixed at ADPDMA, no matter what channels was selected. When PDMA is transferring the conversion result, ADC will continue converting the next selected channel if the operation mode of ADC is single scan mode or continuous scan mode. User can monitor current PDMA transfer data through reading ADPDMA register. If ADC completes the conversion of a selected channel and the last conversion result of the same channel has not been transferred by PDMA, OVERUN bit of the corresponding channel will be set and the last ADC conversion result will be overwrite by the new ADC conversion result. PDMA will transfer the latest data of selected channels to the user-specified destination address.

Publication Release Date: Dec. 22, 2010

- 492 - Revision V1.06



5.16.5 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value		
ADC_BA = 0	ADC_BA = 0x400E_0000					
ADDR0	ADC_BA+0x00	R	A/D Data Register 0	0x0000_0000		
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000		
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000		
ADDR3	ADC_BA+0x0C	R	A/D Data Register 3	0x0000_0000		
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000		
ADDR5	ADC_BA+0x14	R	A/D Data Register 5	0x0000_0000		
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000		
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000		
ADCR	ADC_BA+0x20	R/W	A/D Control Register	0x0000_0000		
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable Register	0x0000_0000		
ADCMPR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000		
ADCMPR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000		
ADSR	ADC_BA+0x30	R/W	A/D Status Register	0x0000_0000		
ADCALR	ADC_BA+0x34	R/W	A/D Calibration Register	0x0000_0000		
ADPDMA	ADC_BA+0x40	R	ADC PDMA current transfer data	0x0000_0000		



5.16.6 Register Description

A/D Data Registers (ADDR0 ~ ADDR7)

Register	Offset	R/W	Description	Reset Value
ADDR0	ADC_BA+0x00	R	A/D Data Register 0	0x0000_0000
ADDR1	ADC_BA+0x04	R	A/D Data Register 1	0x0000_0000
ADDR2	ADC_BA+0x08	R	A/D Data Register 2	0x0000_0000
ADDR3	ADC_BA+0x0C	R	A/D Data Register 3	0x0000_0000
ADDR4	ADC_BA+0x10	R	A/D Data Register 4	0x0000_0000
ADDR5	ADC_BA+0x14	R	A/D Data Register 5	0x0000_0000
ADDR6	ADC_BA+0x18	R	A/D Data Register 6	0x0000_0000
ADDR7	ADC_BA+0x1C	R	A/D Data Register 7	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
		Rese	erved			VALID	OVERRUN
15	14	13	12	11	10	9	8
			RSLT	[15:8]			
7	6	5	4	3	2	1	0
RSLT[7:0]							

Bits	Descriptions	Descriptions		
[31:18]	Reserved	Reserved		
		Valid Flag		
		1 = Data in RSLT[15:0] bits is valid		
[17]	VALID	0 = Data in RSLT[15:0] bits is not valid		
[,,]	· / · = · ·	This bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read.		
		This is a read only bit		

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 494 -

nuvoton

		Over Run Flag
		1 = Data in RSLT[15:0] is overwrite
		0 = Data in RSLT[15:0] is recent conversion result
[16]	OVERRUN	If converted data in RSLT[15:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It is cleared by hardware after ADDR register is read.
		This is a read only bit
	RSLT	A/D Conversion Result
		This field contains conversion result of ADC.
		For Medium density, RSLT[15:12] always read as 0.
[15:0]		The following description is only support in Low Density:
		When DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12].
		When DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2'complement format will be filled in RSLT[11:0] and signed bits to will be filled in RSLT[15:12].




Figure 5-102 ADC single-end input conversion voltage and conversion result mapping diagram




Figure 5-103 ADC differential input conversion voltage and conversion result mapping diagram



A/D Control Register (ADCR)

Register	Offset	R/W	Description	Reset Value
ADCR	ADC_BA+0x20	R/W	ADC Control Register	0x0000_0000

31	30	29	28	27	26	25	24
DMOF				Reserved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved			ADST	DIFFEN	PTEN	TRGEN
7	6	5	4	3	2	1	0
TRGC	TRGCOND TRGS			AD	MD	ADIE	ADEN

Bits	Descriptions	Descriptions		
		A/D differential input Mode Output Format (This bit is only support in Low Density)		
[31]	DMOF	1 = A/D Conversion result will be filled in RSLT at ADDRx registers with 2'complement format.		
		0 = A/D Conversion result will be filled in RSLT at ADDRx registers with unsigned format.		
[30:12]	Reserved	Reserved		
		A/D Conversion Start		
		1 = Conversion start		
[11]	ADST	0 = Conversion stopped and A/D converter enter idle state		
ניין	ADST	ADST bit can be set to 1 from two sources: software write and external pin STADC. ADST is cleared to 0 by hardware automatically at the ends of single mode and single-cycle scan mode on specified channels. In continuous scan mode, A/D conversion is continuously performed sequentially until software write 0 to this bit or chip reset.		



		A/D Differential Input Mode Enable						
		1 = A/D is in differential analog input mode						
		0 = A/D is in single-end analog input mode	0 = A/D is in single-end analog input mode					
		Differential input paired shannel	ADC analog input					
		Differential input paired channel	V _{plus}	V _{minus}				
		0	ADC0	ADC1				
[10]	DIFFEN	1	ADC2	ADC3				
		2	ADC4	ADC5				
		3	ADC6	ADC7				
		Differential input voltage $(V_{diff}) = V_{plus} - V_{min}$	nus					
		In differential input mode, only one of the enabled in ADCHER. The conversion represented in the enabled channel. If both care enabled, the ADC will convert it twice result to the two corresponding data regis	sult will be placed hannels of a diffe in scan mode. Ar	d to the corresponding rential input paired cha	data annel			
		PDMA Transfer Enable	PDMA Transfer Enable					
		1 = Enable PDMA data transfer in ADDR 0~7						
[9]	PTEN	0 = Disable PDMA data transfer						
		When A/D conversion is completed, the converted data is loaded into ADDR 0~7, software can enable this bit to generate a PDMA data transfer request.						
		When PTEN=1, software must set ADIE=0 to disable interrupt.						
		External Trigger Enable						
[8]	TRGEN	Enable or disable triggering of A/D conversion by external STADC pin.						
[0]	INOLIV	1= Enable						
		0= Disable						
		External Trigger Condition						
		These two bits decide external pin STADC trigger event is level or edge. The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state for edge trigger.						
[7:6]	TRGCOND	00 = Low level						
		01 = High level						
		10 = Falling edge	10 = Falling edge					
		11 = Rising edge						
		Hardware Trigger Source						
		00 = A/D conversion is started by externa	00 = A/D conversion is started by external STADC pin.					
[5:4]	TRGS	Others = Reserved	Others = Reserved					
		Software should disable TRGEN and ADS	ST before change	TRGS.				
		In hardware trigger mode, the ADST bit is	In hardware trigger mode, the ADST bit is set by the external trigger from STADC.					

- 498 -

nuvoton

		A/D Converter Operation Mode
		00 = Single conversion
[2.0]	ADMD	01 = Reserved
[3:2]	ADMD	10 = Single-cycle scan
		11 = Continuous scan
		When changing the operation mode, software should disable ADST bit firstly.
		A/D Interrupt Enable
[4]	ADIE	1 = Enable A/D interrupt function
[1]	ADIE	0 = Disable A/D interrupt function
		A/D conversion end interrupt request is generated if ADIE bit is set to 1.
		A/D Converter Enable
		1 = Enable
[0]	ADEN	0 = Disable
		Before starting A/D conversion function, this bit should be set to 1. Clear it to 0 to disable A/D converter analog circuit for saving power consumption.



A/D Channel Enable Register (ADCHER)

Register	Offset	R/W	Description	Reset Value
ADCHER	ADC_BA+0x24	R/W	A/D Channel Enable	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved						PRESI	EL[1:0]
7	6	5	4	3	2	1	0
CHEN7	CHEN6	CHEN5	CHEN4	CHEN3	CHEN2	CHEN1	CHEN0

Bits	Descriptions	
[31:10]	Reserved	Reserved
		Analog Input Channel 7 select
		00 = External analog input
[9:8]	PRESEL	01 = Internal bandgap voltage
		10 = Internal temperature sensor
		11 = Reserved
		Analog Input Channel 7 Enable
[7]	CHEN7	1 = Enable
		0 = Disable
		Analog Input Channel 6 Enable
[6]	CHEN6	1 = Enable
		0 = Disable
		Analog Input Channel 5 Enable
[5]	CHEN5	1 = Enable
		0 = Disable
		Analog Input Channel 4 Enable
[4]	CHEN4	1 = Enable
		0 = Disable
		Analog Input Channel 3 Enable
[3]	CHEN3	1 = Enable
		0 = Disable

- 500 -



		Analog Input Channel 2 Enable
[2]	CHEN2	1 = Enable
		0 = Disable
		Analog Input Channel 1 Enable
[1]	CHEN1	1 = Enable
		0 = Disable
		Analog Input Channel 0 Enable
[0]	CHEN0	1 = Enable
		0 = Disable
		Note: channel0 is the default enable channel if CHEN0~7 are set as 0s.

nuvoton

A/D Compare Register 0/1 (ADCMPR0/1)

Register	Offset	R/W	Description	Reset Value
ADCMPR0	ADC_BA+0x28	R/W	A/D Compare Register 0	0x0000_0000
ADCMPR1	ADC_BA+0x2C	R/W	A/D Compare Register 1	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved				CMPD[11:8]			
23	22	21	20	19	18	17	16	
			СМРІ	D[7:0]				
15	14	13	12	11	10	9	8	
	Reserved				СМРМ	ATCNT		
7	6	5 4 3 2 1 0					0	
Reserved CMPCH				CMPCOND	CMPIE	CMPEN		

Bits	Descriptions	
[31:28]	Reserved	Reserved
		Comparison Data
		The 12 bits data is used to compare with conversion result of specified channel. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software.
[27:16]	CMPD	The following description is only support in Low Density:
		When DMOF bit is set to 0, ADC comparator compares CMPD with conversion result with unsigned format. CMPD should be filled in unsigned format.
		When DMOF bit is set to 1, ADC comparator compares CMPD with conversion result with 2'complement format. CMPD should be filled in 2'complement format.
[15:12]	Reserved	Reserved
		Compare Match Count
[11:8]	CMPMATCNT	When the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT +1), the CMPFx bit will be set.
[7:6]	Reserved	Reserved

- 502 -



		Compare Channel Selection
		000 = Channel 0 conversion result is selected to be compared
		001 = Channel 1 conversion result is selected to be compared
		010 = Channel 2 conversion result is selected to be compared
[5:3]	СМРСН	011 = Channel 3 conversion result is selected to be compared
		100 = Channel 4 conversion result is selected to be compared
		101 = Channel 5 conversion result is selected to be compared
		110 = Channel 6 conversion result is selected to be compared
		111 = Channel 7 conversion result is selected to be compared
		Compare Condition
[2]	CMPCOND	1 = Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one.
[2]	CIMPCOND	0 = Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD (ADCMPRx[27:16]), the internal match counter will increase one.
		Note: When the internal counter reaches the value to (CMPMATCNT +1), the CMPFx bit will be set.
		Compare Interrupt Enable
		1 = Enable compare function interrupt
[1]	CMPIE	0 = Disable compare function interrupt
		If the compare function is enabled and the compare condition matches the setting of CMPCOND and CMPMATCNT, CMPF bit will be asserted, in the meanwhile, if CMPIE is set to 1, a compare interrupt request is generated.
		Compare Enable
[0]		1 = Enable compare
	CMPEN	0 = Disable compare
		Set this bit to 1 to enable ADC controller to compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register.

- 503 -



A/D Status Register (ADSR)

Register	Offset	R/W	Description	Reset Value
ADSR	ADC_BA+0x30	R/W	ADC Channel Selection Enable Register	undefined

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	OVERRUN						
15	14	13	12	11	10	9	8
	VALID						
7	6	5	4	3	2	1	0
Reserved	Reserved CHANNEL			BUSY	CMPF1	CMPF0	ADF

Bits	Descriptions	
[31:24]	Reserved	Reserved
		Over Run flag
[23:16]	OVERRUN	It is a mirror to OVERRUN bit in ADDRx
		It is read only.
		Data Valid flag
[15:8]	VALID	It is a mirror of VALID bit in ADDRx
		It is read only.
[7]	Reserved	Reserved
		Current Conversion Channel
[6:4]	CHANNEL	This field reflects current conversion channel when BUSY=1. When BUSY=0, it shows the next channel will be converted.
		It is read only.
		BUSY/IDLE
		1 = A/D converter is busy at conversion.
[3]	BUSY	0 = A/D converter is in idle state.
		This bit is mirror of as ADST bit in ADCR.
		It is read only.
		Compare Flag
[2]	CMPF1	When the selected channel A/D conversion result meets setting condition in ADCMPR1 then this bit is set to 1. And it is cleared by writing 1 to self.
		1 = Conversion result in ADDR meets ADCMPR1 setting
		0 = Conversion result in ADDR does not meet ADCMPR1 setting

- 504 -

nuvoton

		Compare Flag
[1]		When the selected channel A/D conversion result meets setting condition in ADCMPR0 then this bit is set to 1. And it is cleared by writing 1 to self.
		1 = Conversion result in ADDR meets ADCMPR0 setting
		0 = Conversion result in ADDR does not meet ADCMPR0 setting
		A/D Conversion End Flag
	ADF	A status flag that indicates the end of A/D conversion.
[0]		ADF is set to 1 at these two conditions:
[0]		1. When A/D conversion ends in single mode
		2. When A/D conversion ends on all specified channels in scan mode
		This flag can be cleared by writing 1 to self.
1	1	

nuvoton

A/D Calibration Register (ADCALR)

Register	Offset	R/W	Description	Reset Value
ADCALR	ADC_BA+0x34	R/W	A/D Calibration Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
	Reserved						CALEN			

Bits	Descriptions	Descriptions				
[31:2]	Reserved	Reserved				
		Calibration is Done				
		1 = A/D converter self calibration is done				
[1]	CALDONE	0 = A/D converter has not been calibrated or calibration is in progress if CALEN bit is set.				
		When 0 is written to CALEN bit, CALDONE bit is cleared by hardware immediately. It is a read only bit.				
		Self Calibration Enable				
		1 = Enable self calibration				
[0]	CALEN	0 = Disable self calibration				
-		Software can set this bit to 1 enables A/D converter to do self calibration function. It needs 127 ADC clocks to complete calibration. This bit must be kept at 1 after CALDONE asserted. Clearing this bit will disable self calibration function.				

- 506 -

nuvoton

A/D PDMA current transfer data Register (ADPDMA)

Register	Offset	R/W	Description	Reset Value
ADPDMA	ADC_BA+0x40	R	A/D PDMA current transfer data Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Rese	erved		AD_PDMA[11:8]						
7	6	5	4	3	2	1	0			
AD_PDMA[7:0]										

Bits	Descriptions	Descriptions				
[31:12]	Reserved	Reserved				
		ADC PDMA current transfer data register				
[11:0]	AD_PDMA	When PDMA transferring, read this register can monitor current PDMA transfer data.				
		This is a read only register.				



5.17 Analog Comparator (CMP)

5.17.1 Overview

NuMicro™ NUC100 Series contains two comparators. The comparators can be used in a number of different configurations. The comparator output is a logical one when positive input greater than negative input, otherwise the output is a zero. Each comparator can be configured to cause an interrupt when the comparator output value changes. The block diagram is shown in Figure 5-104.

Note that the analog input port pins must be configured as input type before Analog Comparator function is enabled.

5.17.2 Features

- Analog input voltage range: 0~5.0V
- Hysteresis function supported
- Two analog comparators with optional internal reference voltage input at negative end

- 508 -

One comparator interrupt requested by either comparator

5.17.3 Block Diagram




Figure 5-104 Analog Comparator Block Diagram

5.17.4 Functional Description

5.17.4.1 Interrupt Sources

The comparator generates an output CO1 (CO2) in CMPSR register which is sampled by PCLK. If CMP0IE (CMP1IE) bit in CMP0CR (CMP1CR) is set then a state change on the comparator output CO0 (CO1) will cause comparator flag CMPF0 (CMPF1) is set and the comparator interrupt is requested. Software can write a zero to CMP0 and CMPF1 to stop interrupt request.




Figure 5-105 Comparator Controller Interrupt Sources

- 510 -



5.17.5 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value		
$CMP_BA = 0x400D_0000$						
CMP0CR	CMP_BA+0x00	R/W	Comparator0 Control Register	0x0000_0000		
CMP1CR	CMP_BA+0x04	R/W	Comparator1 Control Register	0x0000_0000		
CMPSR	CMP_BA+0x08	R/W	Comparator Status Register	0x0000_0000		



5.17.6 Register Description

CMP0 Control Register (CMP0CR)

Register	Offset	R/W	Description	Reset Value
CMP0CR	CMP_BA+0x00	R/W	Comparator0 Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved			CN0	Reserved	CMP0_HYSE N	CMP0IE	CMP0EN		

Bits	Descriptions	
[31:5]	Reserved	Reserved
		Comparator0 negative input select
[4]	CN0	1 = The internal comparator reference voltage (Vref=1.2V) is selected as the negative comparator input
		0 = The comparator reference pin CPN0 is selected as the negative comparator input
[3]	Reserved	Reserved
		Comparator0 Hysteresis Enable
[2]	CMP0_HYSEN	1 = Enable CMP0 Hysteresis function at comparator 0 that the typical range is 20mV.
		0 = Disable CMP0 Hysteresis function (Default).
		Comparator0 Interrupt Enable
[4]	CMPOIE	1 = Enable CMP0 interrupt function
[1]	CMPUIE	0 = Disable CMP0 interrupt function
		Interrupt is generated if CMP0IE bit is set to 1 after CMP0 conversion finished.
		Comparator0 Enable
[0]	CMPOEN	1 = Enable
[0]	CIVIPUEN	0 = Disable
		Comparator output need wait 10 us stable time after CMP0EN is set.



CMP1 Control Register (CMP1CR)

Register	Offset	R/W	Description	Reset Value
CMP1CR	CMP_BA+0x04	R/W	Comparator1 Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
			Rese	erved						
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
Reserved			CN1	Reserved	CMP1_HYSE N	CMP1IE	CMP1EN			

Bits	Descriptions						
[31:5]	Reserved	Reserved					
		Comparator1 negative input select					
[4]	CN1	1 = The internal comparator reference voltage (Vref=1.2V) is selected as the negative comparator input					
		0 = The comparator reference pin CPN1 is selected as the negative comparator input					
[3]	Reserved	Reserved					
		Comparator1 Hysteresis Enable					
[2]	CMP1_HYSEN	1 = Enable comparator1 Hysteresis function; the typical range is 20mV					
		0 = Disable comparator1 Hysteresis function (Default)					
		Comparator1 Interrupt Enable					
[4]	CMP1IE	1 = Enable comparator1 interrupt function					
[1]	CIVIPTIE	0 = Disable comparator1 interrupt function					
		Interrupt is generated if CMP1IE bit is set to 1 after CMP1 conversion finished.					
		Comparator1 Enable					
[0]	CMP1EN	1 = Enable Comparator1					
[0]	CWIFTEN	0 = Disable Comparator1					
		Comparator output need wait 10 us stable time after CMP1EN is set.					



CMP Status Register (CMPSR)

Register	Offset	R/W	Description	Reset Value
CMPSR	CMP_BA+0x08	R/W	Comparator Channel Selection Enable Register	undefined

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	13 12		10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
	Rese	erved		CO1	COO	CMPF1	CMPF0				

Bits	Descriptions	
[31:4]	Reserved	Reserved
[3]	CO1	Comparator1 Output Synchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP1EN = 0).
[2]	CO0	Comparator0 Output Synchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP0EN = 0).
[1]	CMPF1	Comparator1 Flag This bit is set by hardware whenever the comparator1 output changes state. This will cause an interrupt if CMP1IE set. Write 1 to clear this bit to zero.
[0]	CMPF0	Comparator0 Flag This bit is set by hardware whenever the comparator0 output changes state. This will cause an interrupt if CMP0IE set. Write 1 to clear this bit to zero.

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 514 -



5.18 PDMA Controller (PDMA)

5.18.1 Overview

NuMicro™ NUC100 Medium Density contains a peripheral direct memory access (PDMA) controller that transfers data to and from memory or transfer data to and from APB devices. The PDMA has nine channels of DMA (Peripheral-to-Memory or Memory-to-Peripheral or Memory-to-Memory). For each PDMA channel (PDMA CH0~CH8), there is one word buffer as transfer buffer between the Peripherals APB devices and Memory.

Software can stop the PDMA operation by disable PDMA [PDMACEN]. The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increase source or destination address or fixed them as well.

Notice: NuMicro™ NUC100 Low Density only has 1 PDMA channel (channel 0).

5.18.2 Features

- Up to nine DMA channels. Each channel can support a unidirectional transfer (Low Density only has 1 PDMA channel)
- AMBA AHB master/slave interface compatible, for data transfer and register read/write
- Support source and destination address increased mode or fixed mode
- Hardware channel priority. DMA channel has the highest priority and channel has the lowest priority

- 515 -

5.18.3 Block Diagram




Figure 5-106 Medium Density PDMA Controller Block Diagram




Figure 5-107 Low Density PDMA Controller Block Diagram



5.18.4 Function Description

The PDMA controller has up to nine channels of DMA associated with Peripheral-to-Memory Memory-to-Peripheral or Memory-to-Memory. For each PDMA channel, there is one word memory as transfer buffer between the Peripherals APB IP and Memory.

The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. As to the source and destination address, the PDMA controller has two modes; increased and fixed.

Every PDMA default channel behavior is not pre-defined, so users must configure the channel service settings of PDMA_PDSSR0 and PDMA_PDSSR1 before start the related PDMA channel.

Software must enable DMA channel PDMA [PDMACEN] and then write a valid source address to the PDMA_SARx register, a destination address to the PDMA_DSABx register, and a transfer count to the PDMA_BCRx register. Next, trigger the DMA_CSRx PDMA [TRIG_EN]. PDMA will continue the transfer until PDMA_CBCRx comes down to zero, If an error occurs during the PDMA operation, the channel stops unless software clears the error condition and sets the PDMA_CSRx [SW_RST] to reset the PDMA channel and set PDMA_CSRx [PDMACEN] and [TRIG_EN] bits field to start again.

In PDMA (Peripheral-to-Memory or Memory-to-Peripheral) mode, DMA can transfer data between the Peripherals APB IP (ex: UART, SPI, ADC....) and Memory.

- 518 -



5.18.5 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
PDMA_BA_ch0 = 0	0x5000_8000 PDN	IA_BA_c	h1 = 0x5000_8100 PDMA_BA_ch2 = 0x5000	_8200
PDMA_BA_ch3 = 0	0x5000_8300 PDN	IA_BA_c	h4 = 0x5000_8400 PDMA_BA_ch5 = 0x5000	_8500
PDMA_BA_ch6 = 0	0x5000_8600 PDN	IA_BA_c	h7 = 0x5000_8700 PDMA_BA_ch8 = 0x5000	_8800
PDMA_CSRx	PDMA_BA_chx+0x00	R/W	PDMA Control Register	0x0000_0000
PDMA_SARx	PDMA_BA_chx+0x04	R/W	PDMA Source Address Register	0x0000_0000
PDMA_DARx	PDMA_BA_chx+0x08	R/W	PDMA Destination Address Register	0x0000_0000
PDMA_BCRx	PDMA_BA_chx+0x0C	R/W	PDMA Transfer Byte Count Register	0x0000_0000
PDMA_POINTx	PDMA_BA_chx+0x10	R	PDMA Internal buffer pointer	0xXXXX_0000
PDMA_CSARx	PDMA_BA_chx+0x14	R	PDMA Current Source Address Register	0x0000_0000
PDMA_CDARx	PDMA_BA_chx+0x18	R	PDMA Current Destination Address Register	0x0000_0000
PDMA_CBCRx	PDMA_BA_chx+0x10	R	PDMA Current Transfer Byte Count Register	0x0000_0000
PDMA_IERx	PDMA_BA_chx+0x20	R/W	PDMA Interrupt Enable Register	0x0000_0001
PDMA_ISRx	PDMA_BA_chx+0x24	R/W	PDMA Interrupt Status Register	0x0000_0000
PDMA_SBUF0_cx	PDMA_BA_chx+0x80	R	PDMA Shared Buffer FIFO 0	0x0000_0000
PDMA_BA_GCR =	0x5000_8F00			
PDMA_GCRCSR	PDMA_BA_GCR+0x0	0 R/W	PDMA Global Control Register	0x0000_0000
PDMA_PDSSR0	PDMA_BA_GCR+0x0	4 R/W	PDMA Service Selection Control Register 0	0XFFFF_FFFF
PDMA_PDSSR1	PDMA_BA_GCR+0x0	8 R/W	PDMA Service Selection Control Register 1	0xFFFF_FFFF
PDMA_GCRISR	PDMA_BA_GCR+0x0	C R/W	PDMA Global Interrupt Register	0x0000_0000
PDMA_PDSSR2	PDMA_BA_GCR+0x1	0 R/W	PDMA Service Selection Control Register 2	0x0000_00FF

Notice: Low Density only support PDMA channel 0.



5.18.6 Register Description

PDMA Control and Status Register (PDMA_CSRx)

Register	Offset	R/W	Description	Reset Value
PDMA_CSR0	PDMA_BA_ch0+0x00	R/W	PDMA Control and Status Register CH0	0x0000_0000
PDMA_CSR1	PDMA_BA_ch1+0x00	R/W	PDMA Control and Status Register CH1	0x0000_0000
PDMA_CSR2	PDMA_BA_ch2+0x00	R/W	PDMA Control and Status Register CH2	0x0000_0000
PDMA_CSR3	PDMA_BA_ch3+0x00	R/W	PDMA Control and Status Register CH3	0x0000_0000
PDMA_CSR4	PDMA_BA_ch4+0x00	R/W	PDMA Control and Status Register CH4	0x0000_0000
PDMA_CSR5	PDMA_BA_ch5+0x00	R/W	PDMA Control and Status Register CH5	0x0000_0000
PDMA_CSR6	PDMA_BA_ch6+0x00	R/W	PDMA Control and Status Register CH6	0x0000_0000
PDMA_CSR7	PDMA_BA_ch7+0x00	R/W	PDMA Control and Status Register CH7	0x0000_0000
PDMA_CSR8	PDMA_BA_ch8+0x00	R/W	PDMA Control and Status Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
TRIG_EN	Rese	erved	APB_TWS		Reserved					
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
DAD_SEL SAD			SEL	MODE	_SEL	SW_RST	PDMACEN			

Bits	Descriptions	
[31:24]	Reserved	Reserved
		TRIG_EN
		1 = Enable PDMA data read or write transfer.
[23]	TRIG EN	0 = No effect.
,		Note: When PDMA transfer completed, this bit will be cleared automatically.
		If the bus error occurs, all PDMA transfer will be stopped. Software must reset all PDMA channel, and then trigger again.
[22:21]	Reserved	Reserved

- 520 -



		Peripheral transfer Width Select				
		00 = One word (32 bits) is transferred for every PDMA operation.				
		01 = One byte (8 bits) is transferred for every PDMA operation.				
[20:19]	APB_TWS	10 = One half-word (16 bits) is transferred for every PDMA operation.				
		11 = Reserved.				
		Note: This field is meaningful only when MODE_SEL is IP to Memory mode (APB-to-Memory) or Memory to IP mode (Memory-to-APB).				
[18:8]	Reserved	Reserved				
		Transfer Destination Address Direction Select				
		00 = Transfer Destination address is increasing successively.				
[7:6]	DAD_SEL	01 = Reserved.				
		10 = Transfer Destination address is fixed (This feature can be used when data where transferred from multiple sources to a single destination).				
		11 = Reserved.				
		Transfer Source Address Direction Select				
		00 = Transfer Source address is increasing successively.				
[5:4]	SAD_SEL	01 = Reserved.				
		10 = Transfer Source address is fixed (This feature can be used when data where transferred from a single source to multiple destinations).				
		11 = Reserved.				
		PDMA Mode Select				
[3:2]	MODE_SEL	00 = Memory to Memory mode (Memory-to-Memory).				
[3.2]	WODE_SEE	01 = IP to Memory mode (APB-to-Memory).				
		10 = Memory to IP mode (Memory-to-APB).				
		Software Engine Reset				
141	OW DOT	0 = Writing 0 to this bit has no effect.				
[1]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine, pointers and internal buffer The contents of control register will not be cleared. This bit will auto clear after few clock cycles.				
		PDMA Channel Enable				
[0]	PDMACEN	Setting this bit to 1 enables PDMA's operation. If this bit is cleared, PDMA will ignore all PDMA request and force Bus Master into IDLE state.				
		Note: SW_RST(PDMA_CSRx[1], x= 0~8) will clear this bit				
		ı				

- 521 -



PDMA Transfer Source Address Register (PDMA_SARx)

Register	Offset	R/W	Description	Reset Value
PDMA_SAR0	PDMA_BA_ch0+0x04	R/W	PDMA Transfer Source Address Register CH0	0x0000_0000
PDMA_SAR1	PDMA_BA_ch1+0x04	R/W	PDMA Transfer Source Address Register CH1	0x0000_0000
PDMA_SAR2	PDMA_BA_ch2+0x04	R/W	PDMA Transfer Source Address Register CH2	0x0000_0000
PDMA_SAR3	PDMA_BA_ch3+0x04	R/W	PDMA Transfer Source Address Register CH3	0x0000_0000
PDMA_SAR4	PDMA_BA_ch4+0x04	R/W	PDMA Transfer Source Address Register CH4	0x0000_0000
PDMA_SAR5	PDMA_BA_ch5+0x04	R/W	PDMA Transfer Source Address Register CH5	0x0000_0000
PDMA_SAR6	PDMA_BA_ch6+0x04	R/W	PDMA Transfer Source Address Register CH6	0x0000_0000
PDMA_SAR7	PDMA_BA_ch7+0x04	R/W	PDMA Transfer Source Address Register CH7	0x0000_0000
PDMA_SAR8	PDMA_BA_ch8+0x04	R/W	PDMA Transfer Source Address Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	PDMA_SAR [31:24]										
23	22	21	20	19	18	17	16				
	PDMA_SAR [23:16]										
15	14	13	12	11	10	9	8				
	PDMA_SAR [15:8]										
7	6	5	4	3	2	1	0				
	PDMA_SAR [7:0]										

Bits	Descriptions	
		PDMA Transfer Source Address Register
[31:0]	PDMA_SAR	This field indicates a 32-bit source address of PDMA.
		Note : The source address must be word alignment

- 522 -



PDMA Transfer Destination Address Register (PDMA_DARx)

Register	Offset	R/W	Description	Reset Value
PDMA_DAR0	PDMA_BA_ch0+0x08	R/W	PDMA Transfer Destination Address Register CH0	0x0000_0000
PDMA_DAR1	PDMA_BA_ch1+0x08	R/W	PDMA Transfer Destination Address Register CH1	0x0000_0000
PDMA_DAR2	PDMA_BA_ch2+0x08	R/W	PDMA Transfer Destination Address Register CH2	0x0000_0000
PDMA_DAR3	PDMA_BA_ch3+0x08	R/W	PDMA Transfer Destination Address Register CH3	0x0000_0000
PDMA_DAR4	PDMA_BA_ch40x08	R/W	PDMA Transfer Destination Address Register CH4	0x0000_0000
PDMA_DAR5	PDMA_BA_ch5+0x08	R/W	PDMA Transfer Destination Address Register CH5	0x0000_0000
PDMA_DAR6	PDMA_BA_ch6+0x08	R/W	PDMA Transfer Destination Address Register CH6	0x0000_0000
PDMA_DAR7	PDMA_BA_ch7+0x08	R/W	PDMA Transfer Destination Address Register CH7	0x0000_0000
PDMA_DAR8	PDMA_BA_ch8+0x08	R/W	PDMA Transfer Destination Address Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	PDMA_DAR [31:24]										
23	22	21	20	19	18	17	16				
	PDMA_DAR [23:16]										
15	14	13	12	11	10	9	8				
	PDMA_DAR [15:8]										
7	6	5	4	3	2	1	0				
	PDMA_DAR [7:0]										

Bits	Descriptions	
		PDMA Transfer Destination Address Register
[31:0]	PDMA_DAR	This field indicates a 32-bit destination address of PDMA.
		Note : The destination address must be word alignment



PDMA Transfer Byte Count Register (PDMA_BCRx)

Register	Offset	R/W	Description	Reset Value
PDMA_BCR0	PDMA_BA_ch0+0x0C	R/W	PDMA Transfer Byte Count Register CH0	0x0000_0000
PDMA_BCR1	PDMA_BA_ch1+0x0C	R/W	PDMA Transfer Byte Count Register CH1	0x0000_0000
PDMA_BCR2	PDMA_BA_ch2+0x0C	R/W	PDMA Transfer Byte Count Register CH2	0x0000_0000
PDMA_BCR3	PDMA_BA_ch3+0x0C	R/W	PDMA Transfer Byte Count Register CH3	0x0000_0000
PDMA_BCR4	PDMA_BA_ch4+0x0C	R/W	PDMA Transfer Byte Count Register CH4	0x0000_0000
PDMA_BCR5	PDMA_BA_ch5+0x0C	R/W	PDMA Transfer Byte Count Register CH5	0x0000_0000
PDMA_BCR6	PDMA_BA_ch6+0x0C	R/W	PDMA Transfer Byte Count Register CH6	0x0000_0000
PDMA_BCR7	PDMA_BA_ch7+0x0C	R/W	PDMA Transfer Byte Count Register CH7	0x0000_0000
PDMA_BCR8	PDMA_BA_ch8+0x0C	R/W	PDMA Transfer Byte Count Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	PDMA_BCR [15:8]										
7	6	5	4	3	2	1	0				
	PDMA_BCR [7:0]										

Bits	Descriptions	Descriptions					
[31:16]	Reserved	Reserved					
	PDMA_BCR	PDMA Transfer Byte Count Register					
[15:0]		This field indicates a 16-bit transfer byte count number of PDMA, it must be word alignment.					

- 524 -



PDMA Internal Buffer Pointer Register (PDMA_POINTx)

Register	Offset	R/W	Description	Reset Value
PDMA_POINT0	PDMA_BA_ch0+0x10	R	PDMA Internal Buffer Pointer Register CH0	0xXXXX_0000
PDMA_POINT1	PDMA_BA_ch1+0x10	R	PDMA Internal Buffer Pointer Register CH1	0xXXXX_0000
PDMA_POINT2	PDMA_BA_ch2+0x10	R	PDMA Internal Buffer Pointer Register CH2	0xXXXX_0000
PDMA_POINT3	PDMA_BA_ch3+0x10	R	PDMA Internal Buffer Pointer Register CH3	0xXXXX_0000
PDMA_POINT4	PDMA_BA_ch4+0x10	R	PDMA Internal Buffer Pointer Register CH4	0xXXXX_0000
PDMA_POINT5	PDMA_BA_ch5+0x10	R	PDMA Internal Buffer Pointer Register CH5	0xXXXX_0000
PDMA_POINT6	PDMA_BA_ch6+0x10	R	PDMA Internal Buffer Pointer Register CH6	0xXXXX_0000
PDMA_POINT7	PDMA_BA_ch7+0x10	R	PDMA Internal Buffer Pointer Register CH7	0xXXXX_0000
PDMA_POINT8	PDMA_BA_ch8+0x10	R	PDMA Internal Buffer Pointer Register CH8	0xXXXX_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
Reserved					PDMA_	POINT					

Bits	Descriptions					
[31:2]	Reserved	Reserved Reserved				
[1:0]	PDMA_POINT	PDMA Internal Buffer Pointer Register (Read Only) This field indicates the internal buffer pointer.				



PDMA Current Source Address Register (PDMA_CSARx)

Register	Offset	R/W	Description	Reset Value
PDMA_CSAR0	PDMA_BA_ch0+0x14	R	PDMA Current Source Address Register CH0	0x0000_0000
PDMA_CSAR1	PDMA_BA_ch1+0x14	R	PDMA Current Source Address Register CH1	0x0000_0000
PDMA_CSAR2	PDMA_BA_ch2+0x14	R	PDMA Current Source Address Register CH2	0x0000_0000
PDMA_CSAR3	PDMA_BA_ch3+0x14	R	PDMA Current Source Address Register CH3	0x0000_0000
PDMA_CSAR4	PDMA_BA_ch4+0x14	R	PDMA Current Source Address Register CH4	0x0000_0000
PDMA_CSAR5	PDMA_BA_ch5+0x14	R	PDMA Current Source Address Register CH5	0x0000_0000
PDMA_CSAR6	PDMA_BA_ch6+0x14	R	PDMA Current Source Address Register CH6	0x0000_0000
PDMA_CSAR7	PDMA_BA_ch7+0x14	R	PDMA Current Source Address Register CH7	0x0000_0000
PDMA_CSAR8	PDMA_BA_ch8+0x14	R	PDMA Current Source Address Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	PDMA_CSAR [31:24]										
23	22	21	20	19	18	17	16				
	PDMA_CSAR [23:16]										
15	14	13	12	11	10	9	8				
	PDMA_CSAR [15:8]										
7	6	5	4	3	2	1	0				
			PDMA_C	SAR [7:0]							

Bits	Descriptions	
[31:0]	PDMA_CSAR	PDMA Current Source Address Register (Read Only) This field indicates the source address where the PDMA transfer is just occurring.

- 526 -



PDMA Current Destination Address Register (PDMA_CDARx)

Register	Offset	R/W	Description	Reset Value
PDMA_CDAR0	PDMA_BA_ch0+0x18	R	PDMA Current Destination Address Register CH0	0x0000_0000
PDMA_CDAR1	PDMA_BA_ch1+0x18	R	PDMA Current Destination Address Register CH1	0x0000_0000
PDMA_CDAR2	PDMA_BA_ch2+0x18	R	PDMA Current Destination Address Register CH2	0x0000_0000
PDMA_CDAR3	PDMA_BA_ch3+0x18	R	PDMA Current Destination Address Register CH3	0x0000_0000
PDMA_CDAR4	PDMA_BA_ch4+0x18	R	PDMA Current Destination Address Register CH4	0x0000_0000
PDMA_CDAR5	PDMA_BA_ch5+0x18	R	PDMA Current Destination Address Register CH5	0x0000_0000
PDMA_CDAR6	PDMA_BA_ch6+0x18	R	PDMA Current Destination Address Register CH6	0x0000_0000
PDMA_CDAR7	PDMA_BA_ch7+0x18	R	PDMA Current Destination Address Register CH7	0x0000_0000
PDMA_CDAR8	PDMA_BA_ch8+0x18	R	PDMA Current Destination Address Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	PDMA_CDAR [31:24]										
23	22	21	20	19	18	17	16				
	PDMA_CDAR [23:16]										
15	14	13	12	11	10	9	8				
	PDMA_CDAR [15:8]										
7	6	5	4	3	2	1	0				
	PDMA_CDAR [7:0]										

Bits	Descriptions	
[31:0]	PDMA_CDAR	PDMA Current Destination Address Register (Read Only) This field indicates the destination address where the PDMA transfer is just occurring.



PDMA Current Byte Count Register (PDMA_CBCRx)

Register	Offset	R/W	Description	Reset Value
PDMA_CBCR0	PDMA_BA_ch0+0x1C	R	PDMA Current Byte Count Register CH0	0x0000_0000
PDMA_CBCR1	PDMA_BA_ch1+0x1C	R	PDMA Current Byte Count Register CH1	0x0000_0000
PDMA_CBCR2	PDMA_BA_ch2+0x1C	R	PDMA Current Byte Count Register CH2	0x0000_0000
PDMA_CBCR3	PDMA_BA_ch3+0x1C	R	PDMA Current Byte Count Register CH3	0x0000_0000
PDMA_CBCR4	PDMA_BA_ch4+0x1C	R	PDMA Current Byte Count Register CH4	0x0000_0000
PDMA_CBCR5	PDMA_BA_ch5+0x1C	R	PDMA Current Byte Count Register CH5	0x0000_0000
PDMA_CBCR6	PDMA_BA_ch6+0x1C	R	PDMA Current Byte Count Register CH6	0x0000_0000
PDMA_CBCR7	PDMA_BA_ch7+0x1C	R	PDMA Current Byte Count Register CH7	0x0000_0000
PDMA_CBCR8	PDMA_BA_ch8+0x1C	R	PDMA Current Byte Count Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	PDMA_CBCR [15:8]										
7	6	5	4	3	2	1	0				
	PDMA_CBCR [7:0]										

Bits	Descriptions	Descriptions						
[31:16]	Reserved	served Reserved						
		PDMA Current Byte Count Register (Read Only)						
[15:0]	PDMA_CBCR	This field indicates the current remained byte count of PDMA.						
		Note: SW_RST will clear this register value.						

- 528 -



PDMA Interrupt Enable Control Register (PDMA_IERx)

Register	Offset	R/W	Description	Reset Value
PDMA_IER0	PDMA_BA_ch0+0x20	R/W	PDMA Interrupt Enable Control Register CH0	0x0000_0001
PDMA_IER1	PDMA_BA_ch1+0x20	R/W	PDMA Interrupt Enable Control Register CH1	0x0000_0001
PDMA_IER2	PDMA_BA_ch2+0x20	R/W	PDMA Interrupt Enable Control Register CH2	0x0000_0001
PDMA_IER3	PDMA_BA_ch3+0x20	R/W	PDMA Interrupt Enable Control Register CH3	0x0000_0001
PDMA_IER4	PDMA_BA_ch4+0x20	R/W	PDMA Interrupt Enable Control Register CH4	0x0000_0001
PDMA_IER5	PDMA_BA_ch5+0x20	R/W	PDMA Interrupt Enable Control Register CH5	0x0000_0001
PDMA_IER6	PDMA_BA_ch6+0x20	R/W	PDMA Interrupt Enable Control Register CH6	0x0000_0001
PDMA_IER7	PDMA_BA_ch7+0x20	R/W	PDMA Interrupt Enable Control Register CH7	0x0000_0001
PDMA_IER8	PDMA_BA_ch8+0x20	R/W	PDMA Interrupt Enable Control Register CH8	0x0000_0001

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
		BLKD_IE	TABORT_IE								

Bits	Descriptions	Descriptions					
[31:2]	Reserved	Reserved					
[1]	BLKD_IE	PDMA Transfer Done Interrupt Enable 1 = Enable interrupt generator during PDMA transfer done. 0 = Disable interrupt generator during PDMA transfer done.					
[0]	TABORT_IE	PDMA Read/Write Target Abort Interrupt Enable 1 = Enable target abort interrupt generation during PDMA transfer. 0 = Disable target abort interrupt generation during PDMA transfer.					



PDMA Interrupt Status Register (PDMA_ISRx)

Register	Offset	R/W	Description	Reset Value
PDMA_ISR0	PDMA_BA_ch0+0x24	R/W	PDMA Interrupt Status Register CH0	0x0X0X_0000
PDMA_ISR1	PDMA_BA_ch1+0x24	R/W	PDMA Interrupt Status Register CH1	0x0X0X_0000
PDMA_ISR2	PDMA_BA_ch2+0x24	R/W	PDMA Interrupt Status Register CH2	0x0X0X_0000
PDMA_ISR3	PDMA_BA_ch3+0x24	R/W	PDMA Interrupt Status Register CH3	0x0X0X_0000
PDMA_ISR4	PDMA_BA_ch4+0x24	R/W	PDMA Interrupt Status Register CH4	0x0X0X_0000
PDMA_ISR5	PDMA_BA_ch5+0x24	R/W	PDMA Interrupt Status Register CH5	0x0X0X_0000
PDMA_ISR6	PDMA_BA_ch6+0x24	R/W	PDMA Interrupt Status Register CH6	0x0X0X_0000
PDMA_ISR7	PDMA_BA_ch7+0x24	R/W	PDMA Interrupt Status Register CH7	0x0X0X_0000
PDMA_ISR8	PDMA_BA_ch8+0x24	R/W	PDMA Interrupt Status Register CH8	0x0X0X_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
		BLKD_IF	TABORT_IF								

Bits	Descriptions	Descriptions					
[31:2]	Reserved	Reserved Reserved					
		Block Transfer Done Interrupt Flag					
		This bit indicates that PDMA has finished all transfer.					
[1]	BLKD_IF	1 = Done					
		0 = Not finished yet					
		Software can write 1 to clear this bit to zero					
		PDMA Read/Write Target Abort Interrupt Flag					
[0]	TABORT IF	1 = Bus ERROR response received					
[0]	TABOR1_IF	0 = No bus ERROR response received					
		Software can write 1 to clear this bit to zero					

Note: The PDMA_ISR [TABORT_IF] indicate bus master received ERROR response or not, if bus master received occur it means that target abort is happened. PDMAC will stop transfer and respond this event to software then go to IDLE state. When target abort occurred, software must reset PDMA, and then transfer those data again.



PDMA Shared Buffer FIFO 0 (PDMA_SBUF0_cx)

Register	Offset	R/W	Description	Reset Value
PDMA_SBUF0_c0	PDMA_BA_ch0+0x080	R	PDMA Shared Buffer FIFO 0 Register CH0	0x0000_0000
PDMA_SBUF0_c1	PDMA_BA_ch1+0x180	R	PDMA Shared Buffer FIFO 0 Register CH1	0x0000_0000
PDMA_SBUF0_c2	PDMA_BA_ch2+0x280	R	PDMA Shared Buffer FIFO 0 Register CH2	0x0000_0000
PDMA_SBUF0_c3	PDMA_BA_ch3+0x380	R	PDMA Shared Buffer FIFO 0 Register CH3	0x0000_0000
PDMA_SBUF0_c4	PDMA_BA_ch4+0x480	R	PDMA Shared Buffer FIFO 0 Register CH4	0x0000_0000
PDMA_SBUF0_c5	PDMA_BA_ch5+0x580	R	PDMA Shared Buffer FIFO 0 Register CH5	0x0000_0000
PDMA_SBUF0_c6	PDMA_BA_ch6+0x680	R	PDMA Shared Buffer FIFO 0 Register CH6	0x0000_0000
PDMA_SBUF0_c7	PDMA_BA_ch7+0x780	R	PDMA Shared Buffer FIFO 0 Register CH7	0x0000_0000
PDMA_SBUF0_c8	PDMA_BA_ch8+0x880	R	PDMA Shared Buffer FIFO 0 Register CH8	0x0000_0000

Notice: Low Density only support PDMA channel 0.

31	30	29	28	27	26	25	24		
	PDMA_SBUF0 [31:24]								
23	22	21	20	19	18	17	16		
			PDMA_SB	UF0 [23:16]					
15	14	13	12	11	10	9	8		
			PDMA_SB	UF0 [15:8]					
7	6	5	4	3	2	1	0		
PDMA_SBUF0 [7:0]									

Bits	Descriptions			
[31:0]	PDMA_SBUF0	PDMA Shared Buffer FIFO 0 (Read Only) Each channel has its own 1 words internal buffer.		
		Each channel has its own 1 words internal burier.		



PDMA Global Control and Status Register (PDMA_GCRCSR)

Register	Offset	R/W	Description	Reset Value
PDMA_GCRCSR	PDMA_BA_GCR+0x00	R/W	PDMA Global Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Reserved				CLK8_EN
15	14	13	12	11	10	9	8
CLK7_EN	CLK6_EN	CLK5_EN	CLK4_EN	CLK3_EN	CLK2_EN	CLK1_EN	CLK0_EN
7	6	5	4	3	2	1	0
	Reserved						

Bits	Descriptions	
[31:17]	Reserved	Reserved
		PDMA Controller Channel 8 Clock Enable Control (Medium Density Only)
[16]	CLK8_EN	0 = Disable
		1 = Enable
		PDMA Controller Channel 7 Clock Enable Control (Medium Density Only)
[15]	CLK7_EN	0 = Disable
		1 = Enable
		PDMA Controller Channel 6 Clock Enable Control (Medium Density Only)
[14]	CLK6_EN	0 = Disable
		1 = Enable
		PDMA Controller Channel 5 Clock Enable Control (Medium Density Only)
[13]	CLK5_EN	0 = Disable
		1 = Enable
		PDMA Controller Channel 4 Clock Enable Control (Medium Density Only)
[12]	CLK4_EN	0 = Disable
		1 = Enable
		PDMA Controller Channel 3 Clock Enable Control (Medium Density Only)
[11	CLK3_EN	0 = Disable
		1 = Enable
		PDMA Controller Channel 2 Clock Enable Control (Medium Density Only)
[10	CLK2_EN	0 = Disable
		1 = Enable

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 532 -



		PDMA Controller Channel 1 Clock Enable Control (Medium Density Only)
[9]	CLK1_EN	0 = Disable
		1 = Enable
		PDMA Controller Channel 0 Clock Enable Control
[8]	CLK0_EN	0 = Disable
		1 = Enable
[7:0]	Reserved	Reserved



PDMA Service Selection Control Register 0 (PDSSR0)

Register	Address	R/W	Description	Reset Value
PDSSR0	PDMA_BA_GCR+0x04	R/W	PDMA Service Selection Control Register 0	0xFFFF_FFFF

31	30	29	28	27	26	25	24
	SPI3_	TXSEL		SPI3_RXSEL			
23	22	21	20	19	18	17	16
	SPI2_	TXSEL		SPI2_RXSEL			
15	14	13	12	11	10	9	8
	SPI1_	TXSEL			SPI1_F	RXSEL	
7	6	5	4	3	2	1	0
	SPI0_	TXSEL			SPI0_F	RXSEL	

Bits	Descriptions	
		PDMA SPI3 TX Selection (Medium Density Only)
[31:28]	SPI3_TXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral SPI3 TX. Software can configure the TX channel setting by SPI3_TXSEL. The channel configuration is the same as SPI0_RXSEL field. Please refer to the explanation of SPI0_RXSEL.
		PDMA SPI3 RX Selection (Medium Density Only)
[27:24]	SPI3_RXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral SPI3 RX. Software can configure the RX channel setting by SPI3_RXSEL. The channel configuration is the same as SPI0_RXSEL field. Please refer to the explanation of SPI0_RXSEL.
		PDMA SPI2 TX Selection (Medium Density Only)
[23:20]	SPI2_TXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral SPI2 TX. Software can configure the TX channel setting by SPI2_TXSEL. The channel configuration is the same as SPI0_RXSEL field. Please refer to the explanation of SPI0_RXSEL.
		PDMA SPI2 RX Selection (Medium Density Only)
[19:16]	SPI2_RXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral SPI2 RX. Software can configure the RX channel setting by SPI2_RXSEL. The channel configuration is the same as SPI0_RXSEL field. Please refer to the explanation of SPI0_RXSEL.
		PDMA SPI1 TX Selection
[15:12]	SPI1_TXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral SPI1 TX. Software can configure the TX channel setting by SPI1_TXSEL. The channel configuration is the same as SPI0_RXSEL field. Please refer to the explanation of SPI0_RXSEL.
		PDMA SPI1 RX Selection
[11:8]	SPI1_RXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral SPI1 RX. Software can configure the RX channel setting by SPI1_RXSEL. The channel configuration is the same as SPI0_RXSEL field. Please refer to the explanation of SPI0_RXSEL.

- 534 -

nuvoton

		PDMA SPI0 TX Selection
[7:4]	SPI0_TXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral SPI0 TX. Software can configure the TX channel setting by SPI0_TXSEL. The channel configuration is the same as SPI0_RXSEL field. Please refer to the explanation of SPI0_RXSEL.
		PDMA SPI0 RX Selection
		This filed defines which PDMA channel is connected to the on-chip peripheral SPI0 RX. Software can change the channel RX setting by SPI0_RXSEL
		4'b0000: CH0
		4'b0001: CH1
		4'b0010: CH2
		4'b0011: CH3
[3:0]	SPI0_RXSEL	4'b0100: CH4
'		4'b0101: CH5
		4'b0110: CH6
		4'b0111: CH7
		4'b1000: CH8
		Others : Reserved
		Note: Ex : SPI0_RXSEL = 4'b0110, that means SPI0_RX is connected to PDMA_CH6
		(Low Density should set as 4'b0000 for PDMA channel 0 only)



PDMA Service Selection Control Register 1 (PDSSR1)

Register	Address	R/W	Description	Reset Value
PDSSR1	PDMA_BA_GCR+0x08	R/W	PDMA Service Selection Control Register 1	0xFFFF_FFFF

31	30	29	28	27	26	25	24	
	Rese	erved		ADC_RXSEL				
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	UART1	TXSEL			UART1_	RXSEL		
7	6	5	4	3	2	1	0	
UART0_TXSEL					UART0_	_RXSEL		

Bits	Descriptions	
[31:28]	Reserved	Reserved
		PDMA ADC RX Selection
[27:24]	ADC_RXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral ADC RX. Software can configure the RX channel setting by ADC_RXSEL. The channel configuration is the same as UART0_RXSEL field. Please refer to the explanation of UART0_RXSEL
[23:16]	Reserved	Reserved
		PDMA UART1 TX Selection
[15:12]	UART1_TXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral UART1 TX. Software can configure the TX channel setting by UART1_TXSEL. The channel configuration is the same as UART0_RXSEL field. Please refer to the explanation of UART0_RXSEL
		PDMA UART1 RX Selection
[11:8]	UART1_RXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral UART1 RX. Software can configure the RX channel setting by UART1_RXSEL. The channel configuration is the same as UART0_RXSEL field. Please refer to the explanation of UART0_RXSEL
		PDMA UART0 TX Selection
[7:4]	UART0_TXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral UARTO TX. Software can configure the TX channel setting by UARTO_TXSEL. The channel configuration is the same as UARTO_RXSEL field. Please refer to the explanation of UARTO_RXSEL

- 536 -

nuvoton

		This filed defines which PDMA channel is connected to the on-chip peripheral UART0 RX. Software can change the channel RX setting by UART0_RXSEL
		4'b0000: CH0
		4'b0001: CH1
		4'b0010: CH2
		4'b0011: CH3
		4'b0100: CH4
[3:0]	UART0_RXSEL	4'b0101: CH5
		4'b0110: CH6
		4'b0111: CH7
		4'b1000: CH8
		Others : Reserved
		Note: Ex : UART0_RXSEL = 4'b0110, that means UART0_RX is connected to PDMA_CH6
		(Low Density should set as 4'b0000 for PDMA channel 0 only)



PDMA Global Interrupt Status Register (PDMA_GCRISR)

Register	Offset	R/W	Description	Reset Value
PDMA_GCRISR	PDMA_BA_GCR+0x0C	R	PDMA Global Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
INTR	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
INTR7	INTR6	INTR5	INTR4	INTR3	INTR2	INTR1	INTR0		

Bits	Descriptions	Descriptions					
		Interrupt Pin Status					
[31]	INTR	This bit is the Interrupt pin status of PDMA controller.					
		Note: This bit is read only					
[30:9]	Reserved	Reserved					
		Interrupt Pin Status of Channel 8 (Medium Density Only)					
[8]	INTR8	This bit is the Interrupt pin status of PDMA channel8.					
		Note: This bit is read only					
		Interrupt Pin Status of Channel 7 (Medium Density Only)					
[7]	INTR7	This bit is the Interrupt pin status of PDMA channel7.					
		Note: This bit is read only					
		Interrupt Pin Status of Channel 6 (Medium Density Only)					
[6]	INTR6	This bit is the Interrupt pin status of PDMA channel6.					
		Note: This bit is read only					
		Interrupt Pin Status of Channel 5 (Medium Density Only)					
[5]	INTR5	This bit is the Interrupt pin status of PDMA channel5.					
		Note: This bit is read only					
		Interrupt Pin Status of Channel 4 (Medium Density Only)					
[4]	INTR4	This bit is the Interrupt pin status of PDMA channel4.					
		Note: This bit is read only					

- 538 -

nuvoton

[3]	INTR3	Interrupt Pin Status of Channel 3 (Medium Density Only) This bit is the Interrupt pin status of PDMA channel3. Note: This bit is read only
[2]	INTR2	Interrupt Pin Status of Channel 2 (Medium Density Only) This bit is the Interrupt pin status of PDMA channel2. Note: This bit is read only
[1]	INTR1	Interrupt Pin Status of Channel 1 (Medium Density Only) This bit is the Interrupt pin status of PDMA channel1. Note: This bit is read only
[0]	INTR0	Interrupt Pin Status of Channel 0 This bit is the Interrupt pin status of PDMA channel0. Note: This bit is read only



PDMA Service Selection Control Register 2 (PDSSR2)

Register	Offset	R/W	Description	Reset Value
PDSSR2	PDMA_BA_GCR+0x10	R/W	PDMA Service Selection Control Register 2	0x0000_00FF

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
I2S_TXSEL					I2S_R	XSEL			

Bits	Descriptions						
[31:8]	Reserved	Reserved					
		PDMA I ² S Tx Selection					
[7:4]	I2S_TXSEL	This filed defines which PDMA channel is connected to the on-chip peripheral I ² S TX. Software can configure the TX channel setting by I2S_TXSEL. The channel configuration is the same as I2S_RXSEL field. Please refer to the explanation of I2S_RXSEL.					
		PDMA I ² S Rx Selection					
		This filed defines which PDMA channel is connected to the on-chip peripheral I ² S RX. Software can change the channel RX setting by I2S_RXSEL					
		4'b0000: CH0					
		4'b0001: CH1					
		4'b0010: CH2					
		4'b0011: CH3					
[3:0]	I2S_RXSEL	4'b0100: CH4					
		4'b0101: CH5					
		4'b0110: CH6					
		4'b0111: CH7					
		4'b1000: CH8					
		Others : Reserved					
		Note: Ex : I2S_RXSEL = 4'b0110, that means I2S_RX is connected to PDMA_CH6					

- 540 -



5.19 External Bus Interface (EBI)

5.19.1 Overview

The NuMicro™ NUC100 Low Density LQFP-64 package equips an external bus interface (EBI) for external device used.

To save the connections between external device and this chip, EBI support address bus and data bus multiplex mode. And, address latch enable (ALE) signal supported differentiate the address and data cycle.

5.19.2 Features

External Bus Interface has the following functions:

- External devices with max. 64K-byte size (8 bit data width)/128K-byte (16 bit data width) supported
- Variable external bus base clock (MCLK) supported
- 8 bit or 16 bit data width supported
- Variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD) supported
- Address bus and data bus multiplex mode supported to save the address pins

- 541 -

 Configurable idle cycle supported for different access condition: Write command finish (W2X), Read-to-Read (R2R)

5.19.3 Block Diagram




Figure 5-108 EBI Block Diagram

5.19.4 Function Description

5.19.4.1 EBI Area and Address Hit

EBI mapping address is located at $0x6000_0000 \sim 0x6001_FFFF$ and the total memory space is 128Kbyte. When system request address hit EBI's memory space, the corresponding EBI chip select signal is assert and EBI state machine operates.

For an 8-bit device (64Kbyte), EBI mapped this 64Kbyte device to $0x6000_0000 \sim 0x6000_FFFF$ and $0x6001_0000 \sim 0x6001_FFFF$ simultaneously.

5.19.4.2 EBI Data Width Connection

EBI support device whose address bus and data bus are multiplexed. For the external device with separated address and data bus, the connection to device needs additional logic to latch the address. In this case, pin ALE is connected to the latch device to latch the address value. Pin AD is the input of the latch device, and the output of the latch device is connected to the address of external device. For 16-bit device, the AD [15:0] shared by address and 16-bit data. For 8-bit device, only AD [7:0] shared by address and 8-bit data, AD [15:8] is dedicated for address and could be connected to 8-bit device directly.

For 8-bit data width, chip system address bit [15:0] is used as the device's address [15:0]. For 16-

bit data width, chip system address bit [16:1] is used as the device's address [15:0] and chip system address bit [0] is useless.

EBI bit width	System address (AHBADR)	EBI address (AD)
8 bit	AHBADR[15:0]	AD[15:0]
16 bit	AHBADR[16:1]	AD[15:0]




Figure 5-109 Connection of 16-bit EBI Data Width with 16-bit Device




Figure 5-110 Connection of 8-bit EBI Data Width with 8-bit Device

When system access data width is lager than EBI data width, EBI controller will finish a system access command by operating EBI access more than once. For example, if system requests a 32-bit data through EBI device, EBI controller will operate accessing four times when setting EBI data width with 8-bit.



5.19.4.3 EBI Operating Control

MCLK Control

In the chip, all EBI signals will be synchronized by MCLK when EBI is operating. When chip connects to the external device with slower operating frequency, the MCLK can divide most to HCLK/32 by setting MCLKDIV of register EBICON. Therefore, chip can suitable for a wide frequency range of EBI device. If MCLK is set to HCLK/1, EBI signals are synchronized by positive edge of MCLK, else by negative edge of MCLK.

Operation and Access Timing Control

In the start of access, chip select (nCS) asserts to low and wait one MCLK for address setup time (tASU) for address stable. Then ALE asserts to high after address is stable and keeps for a period of time (tALE) for address latch. After latch address, ALE asserts to low and wait one MCLK for latch hold time (tLHD) and another one MCLK cycle (tA2D) that is inserted behind address hold time to be the bus turn-around time for address change to data. Then nRD asserts to low when read access or nWR asserts to low when write access. Then nRD or nWR asserts to high after keeps access time (tACC) for reading output stable or writing finish. After that, EBI signals keep for data access hold time (tAHD) and chip select asserts to high, address is released by current access control.

EBI controller provides a flexible timing control for different external device. In EBI timing control, tASU, tLHD and tA2D are fixed to 1 MCLK cycle, tAHD can modulate to 1~8 MCLK cycles by setting ExttAHD of register EXTIME, tACC can modulate to 1~32 MCLK cycles by setting ExttACC of register EXTIME, and tALE can modulate to 1~8 MCLK cycles by setting tALE of register EBICON.

Parameter	Value	Unit	Description	
tASU	1	MCLK	Address Latch Setup Time.	
tALE	1~8	MCLK	ALE High Period. Controlled by ExttALE of EBICON.	
tLHD	1	MCLK	Address Latch Hold Time.	
tA2D	1	MCLK	Address To Data Delay (Bus Turn-Around Time).	
tACC	1 ~ 32	MCLK	Data Access Time. Controlled by ExttACC of EXTIME.	
tAHD	1~8	MCLK	Data Access Hold Time. Controlled by ExttAHB of EXTIME.	
IDLE	0 ~ 15	MCLK	Idle Cycle. Controlled by ExtIR2R and ExtIW2X of EXTIME.	




Figure 5-111 Timing Control Waveform for 16bit Data Width

Figure 5-111 is an example of setting 16bit data width. In this example, AD bus is used for being address[15:0] and data[15:0]. When ALE assert to high, AD is address output. After address is latched, ALE asserts to low and the AD bus change to high impedance to wait device output data in read access operation, or it is used for being write data output.




Figure 5-112 Timing Control Waveform for 8bit Data Width

Figure 5-112 is an example of setting 8bit data width. The difference between 8bit and 16bit data width is AD[15:8]. In 8bit data width setting, AD[15:8] always be Address[15:8] output so that external latch need only 8 bit width.

- 546 -

Insert Idle Cycle

When EBI accessing continuously, there may occur bus conflict if the device access time is much slow with system operating. EBI controller supply additional idle cycle to solve this problem. During idle cycle, all control signals of EBI are inactive. Figure 5-113 show idle cycle as below:




Figure 5-113 Timing Control Waveform for Insert Idle Cycle

There are two conditions that EBI can insert idle cycle by timing control:

- 1. After write access
- 2. After read access and before next read access

By setting ExtIW2X, and ExtIR2R of register EXTIME, the time of idle cycle can be specified from 0~15 MCLK.



5.19.5 Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
EBI_BA = 0x5	001_0000			
EBICON	EBI_BA+0x00	R/W	External Bus Interface General Control Register	0x0000_0000
EXTIME	EBI_BA+0x04	R/W	External Bus Interface Timing Control Register	0x0000_0000

5.19.6 Register Description

External Bus Interface CONTROL REGISTER (EBICON)

Register	Offset	R/W	Description	Reset Value
EBICON	EBI_BA+0x00	R/W	External Bus Interface General Control Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
		Reversed				ExttALE	
15	14	13	12	11	10	9	8
Reversed						MCLKDIV	
7	6	5	4	3	2	1	0
Reversed					ExtBW16	ExtEN	

Bits	Descriptions	Descriptions				
[31:19]	Reserved	Reserved				
[18:16]	ExttALE	The ALE width	Expand Time of ALE The ALE width (tALE) to latch the address can be controlled by ExttALE. tALE = (ExttALE+1)*MCLK			
[15:11]	Reserved	Reserved	Reserved			
		-	ut Clock Divider of EBI output clock is controlled	d by MCLKDIV as follows table:		
[40.0]	MOLKON	MCLKDIV	Output clock (MCLK)			
[10:8]	MCLKDIV	000	HCLK/1			
		001	HCLK/2			
		010	HCLK/4			

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 548 -



		011	HCLK/8			
		100	HCLK/16			
		101	HCLK/32			
		11X	default			
		Notice: Defa	ult value of output clock	k is HCLK/1		
[7:2]	Reserved	Reserved				
		EBI data width 16 bit				
[1]	ExtBW16	This bit defines if the data bus is 8-bit or 16-bit.				
ניו	LXIDWIO	1 = EBI data	width is 16 bit			
		0 = EBI data width is 8 bit				
		EBI Enable				
[0]	ExtEN	This bit is the functional enable bit for EBI.				
[0]	LALLIN	1 = EBI function is enabled				
		0 = EBI fund	0 = EBI function is disabled			



External Bus Interface Timing CONTROL REGISTER (EXTIME)

Register	Offset	R/W	Description	Reset Value
EXTIME	EBI_BA+0x04	R/W	External Bus Interface Timing Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved					Extl	R2R	
23	22	21	20	19	18	17	16
			Reve	ersed			
15	14	13	12	11	10	9	8
ExtIW2X				Reversed		ExttAHD	
7	6	5	4	3	2	1	0
ExttACC						Reversed	

Bits	Descriptions				
[31:28]	Reserved	Reserved			
		Idle State Cycle Between Read-Read			
[27:24]	ExtIR2R	When read action is finish and next action is going to read, idle state is inserted and nCS return to high if ExtIR2R is not zero.			
		Idle state cycle = (ExtIR2R*MCLK)			
[23:16]	Reserved	Reserved			
		Idle State Cycle After Write			
[15:12]	ExtIW2X	When write action is finish, idle state is inserted and nCS return to high if ExtIW2X is not zero.			
		Idle state cycle = (ExtIW2X*MCLK)			
[11]	Reserved	Reserved			
		EBI Data Access Hold Time			
[10:8]	ExttAHD	ExttAHD define data access hold time (tAHD).			
		tAHD = (ExttAHD +1) * MCLK			
		EBI Data Access Time			
[7:3]	ExttACC	ExttACC define data access time (tACC).			
		tACC = (ExttACC +1) * MCLK			
[2:0]	Reserved	Reserved			



6 FLASH MEMORY CONTROLLER (FMC)

6.1 Overview

NuMicro™ NUC100 Series equips with 128/64/32K bytes on chip embedded Flash EPROM for application program memory (APROM) that can be updated through ISP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip power on, Cortex-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, NuMicro™ NUC100 Series also provides additional DATA Flash for user, to store some application dependent data before chip power off. For 128K bytes APROM device, the data flash is shared with original 128K program memory and its start address is configurable and defined by user application request in Config1. For 64K/32K bytes APROM device, the data flash is fixed at 4K.

6.2 Features

- Run up to 50 MHz with zero wait state for continuous address read access
- 128/64/32KB application program memory (APROM) (Low Density only support up to 64KB size)
- 4KB in system programming (ISP) loader program memory (LDROM)
- Configurable or fixed 4KB data flash with 512 bytes page erase unit
- Programmable data flash start address for 128K APROM device
- In System Program (ISP) to update on chip Flash EPROM

Publication Release Date: Oct 22, 2010 Revision V1.06

- 551 -

6.3 Block Diagram

The flash memory controller consist of AHB slave interface, ISP control logic, writer interface and flash macro interface timing control logic. The block diagram of flash memory controller is shown as following:




Figure 6-1 Medium Density Flash Memory Control Block Diagram

- 552 -




Figure 6-2 Low Density Flash Memory Control Block Diagram



6.4 Flash Memory Organization

NuMicro™ NUC100 Series flash memory consists of Program memory (128/64/32KB), data flash, ISP loader program memory, user configuration. User configuration block provides several bytes to control system logic, like flash security lock, boot select, brown out voltage level, data flash base address, ..., and so on. It works like a fuse for power on setting. It is loaded from flash memory to its corresponding control registers during chip power on. User can set these bits according to application request by writer before chip is mounted on PCB. The data flash start address and its size can defined by user depends on application in 128KB APROM device. For 64/32KB APROM devices, its size is 4KB and start address is fixed at 0x0001 F000.

Block Name	Size	Start Address	End Address
			0x0000_7FFF (32KB)
AP-ROM	32/64/(128-0.5*N) KB	0x0000_0000	0x0000_FFFF (64KB)
			DFBADR-1 (128KB if DFEN=0)
Reserved for future use	896KB	0x0002_0000	0x000F_FFFF
Data Flash	4/4/0.5*N KB	0x0001_F000 DFBADR	0x0001_FFFF
LD-ROM	4 KB	0x0010_0000	0x0010_0FFF
User Configuration	2 words	0x0030_0000	0x0030_0004

Table 6-1 Medium Density Memory Address Map

Block Name	Size	Start Address	End Address
AP-ROM	32/64KB	0x0000 0000	0x0000_7FFF (32KB)
7.11 11.0111	02/0 HtB		0x0000_FFFF (64KB)
Reserved for future use	960KB	0x0001_0000	0x000F_FFFF
Data Flash	4 KB	0x0001_F000	0x0001_FFFF
LD-ROM	4 KB	0x0010_0000	0x0010_0FFF
User Configuration	1 words	0x0030_0000	0x0030_0000

Table 6-2 Low Density Memory Address Map

The Flash memory organization is shown as below:




Figure 6-3 Low Density Flash Memory Organization






Figure 6-4 Low Density Flash Memory Organization

- 556 -



6.5 Boot Selection

NuMicro™ NUC100 Series provides in system programming (ISP) feature to enable user to update program memory when chip is mounted on PCB. A dedicated 4KB program memory is used to store ISP firmware. Users can select to start program fetch from APROM or LDROM by (CBS) in Config0.

6.6 Data Flash

NuMicro™ NUC100 Series provides data flash for user to store data. It is read/write through ISP procedure. The size of each erase unit is 512 bytes. When a word will be changed, all 128 words need to be copied to another page or SRAM in advance. For 128KB APROM device, the data flash and application program share the same 128KB memory, if DFEN bit in Config0 is enabled, the data flash base address is defined by DFBADR and application program memory size is (128-0.5*N)KB and data flash size is 0.5*N KB. For 64/32KB APROM devices, data flash size is 4KB and start address is fixed at 0x0001 F000.




Figure 6-5 Medium Density Flash Memory Structure




Figure 6-6 Low Density Flash Memory Structure

- 558 -



6.7 User Configuration

Config0 (Address = 0x0030_0000)

31	30	29	28	27	26	25	24
	Reserved		CKF	Reserved		CFOSC	
23	22	21	20	19	18	17	16
CBODEN	CBOV1	CBOV0	CBORST	Reserved			
15	14	13	12	11	10	9	8
Res				erved			
7	6	5	2	1	0		
CBS	CBS Reserved					LOCK	DFEN

Bits	Descriptions									
[31:29]	Reserved	Reserved	Reserved							
		XT1 Clock Filter	XT1 Clock Filter Enable							
[28]	CKF	0 = Disable XT1	0 = Disable XT1 clock filter							
		1 = Enable XT1 o	1 = Enable XT1 clock filter							
[27]	Reserved	Reserved								
		CPU Clock Sour	ce Selection After	Reset						
		FOSC[2:0]	Clock Source							
		000	External 4~24 M	1Hz crystal clock						
[26:24] CFOSC	CFOSC	111	Internal RC 22.1	-						
		Others	Reserved							
		The value of CF any reset occurs.		to CLKSEL0.HCLK_S[2:0] in sy	ı stem register after					
		Brown Out Dete	ctor Enable							
[23]	CBODEN	0= Enable brown	out detect after por	wer on						
		1= Disable brown	out detect after po	ower on						
		Brown Out Volta	age Selection							
		CBOV1	CBOV0	Brown out voltage						
	000// 0	1	1	4.5V						
[22:21]	CBOV1-0	1	0	3.8V						
		0	1	2.7V	1					
		0	0	2.2V						

nuvoton

		Brown Out Reset Enable
[20]	CBORST	0 = Enable brown out reset after power on
		1 = Disable brown out reset after power on
[19:8]	Reserved	Reserved
		Chip Boot Selection
[7]	CBS	0 = Chip boot from LDROM
		1 = Chip boot from APROM
[6:2]	Reserved	Reserved
		Security Lock
		0 = Flash data is locked
[1]	LOCK	1 = Flash data is not locked
		When flash data is locked, only device ID, Config0 and Config1 can be read by writer and ICP through serial debug interface. Others data is locked as 0xFFFFFFFF. ISP can read data anywhere regardless of LOCK bit value.
		Data Flash Enable (This bit is work only for 128KB APROM device)
[0]	DFEN	0 = Enable data flash
		1 = Disable data flash

- 560 -

nuvoton

Config1 (Address = $0x0030_0004$)

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
Reserved				DFBADR.19	DFBADR.18	DFBADR.17	DFBADR.16
15	14	13	12	11	10	9	8
DFBADR.15	DFBADR.14	DFBADR.13	DFBADR.12	DFBADR.11	DFBADR.10	DFBADR.9	DFBADR.8
7	6	5	4	3	2	1	0
DFBADR.7	DFBADR.6	DFBADR.5	DFBADR.4	DFBADR.3	DFBADR.2	DFBADR.1	DFBADR.0

Bits	Descriptions	
[31:20]	Reserved	Reserved (It is mandatory to program 0x00 to these Reserved bits)
[19:0]	DFBADR	Data Flash Base Address (This register is work only for 128KB APROM device) For 128KB APROM device, its data flash base address is defined by user. Since on chip flash erase unit is 512 bytes, it is mandatory to keep bit 8-0 as 0. This configuration is only valid for 128KB flash device.



6.8 In System Program (ISP)

The program memory and data flash supports both in hardware programming and in system programming (ISP). Hardware programming mode uses gang-writers to reduce programming costs and time to market while the products enter into the mass production state. However, if the product is just under development or the end product needs firmware updating in the hand of an end user, the hardware programming mode will make repeated programming difficult and inconvenient. ISP method makes it easy and possible. NuMicro™ NUC100 Series supports ISP mode allowing a device to be reprogrammed under software control. Furthermore, the capability to update the application firmware makes wide range of applications possible.


ISP is performed without removing the microcontroller from the system. Various interfaces enable LDROM firmware to get new program code easily. The most common method to perform ISP is via UART along with the firmware in LDROM. General speaking, PC transfers the new APROM code through serial port. Then LDROM firmware receives it and re-programs into APROM through ISP commands. Nuvoton provides ISP firmware and PC application program for NuMicro™ NUC100 Series. It makes users quite easy perform ISP through Nuvoton ISP tool.

6.8.1 ISP Procedure

NuMicro™ NUC100 Series supports booting from APROM or LDROM initially defined by user configuration bit (CBS). If user wants to update application program in APROM, he can write BS=1 and starts software reset to make chip boot from LDROM. The first step to start ISP function is write ISPEN bit to 1. S/W is required to write REGWRPROT register in Global Control Register (GCR, 0x5000_0100) with 0x59, 0x16 and 0x88 before writing ISPCON register. This procedure is used to protect flash memory from destroying owning to unintended write during power on/off duration.


Several error conditions are checked after software writes ISPGO bit. If error condition occurs, ISP operation is not been started and ISP fail flag will be set instead of. ISPFF flag is cleared by s/w, it will not be over written in next ISP operation. The next ISP procedure can be started even ISPFF bit keeps at 1. It is recommended that s/w to check ISPFF bit and clear it after each ISP operation if it is set to 1.

When ISPGO bit is set, CPU will wait for ISP operation finish, during this period; peripheral still keeps working as usual. If any interrupt request occur, CPU will not service it till ISP operation finish. When ISP operation is finished, the ISPGO bit will be cleared by hardware automatically. User can know if ISP operation is finished by checking this bit. User should add ISB instruction next to the instruction which set 1 to ISPGO bit to ensure correct execution of the instructions following ISP operation.



Note that NuMicro™ NUC100 Series allows user to update CONFIG value by ISP.

nuvoton



nuvoton

ISP Mode	ISPCMD			ISPADR			ISPDAT
ISF Mode	FOEN	FCEN	FCTRL[3:0]	A21	A20	A[19:0]	D[31:0]
FLASH Page Erase	1	0	0010	0	A20	Address in A[19:0]	х
FLASH Program	1	0	0001	0	A20	Address in A[19:0]	Data in D[31:0]
FLASH Read	0	0	0000	0	A20	Address in A[19:0]	Data out D[31:0]
CONFIG Page Erase	1	0	0010	1	1	Address in A[19:0]	x
CONFIG Program	1	0	0001	1	1	Address in A[19:0]	Data in D[31:0]
CONFIG Read	0	0	0000	1	1	Address in A[19:0]	Data out D[31:0]

Table 6-3 ISP Mode

- 564 -



6.9 Flash Control Register Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value				
Base Address (F	Base Address (FMC_BA) : 0x5000_C000							
ISPCON	FMC_BA+0x000	R/W	ISP Control Register	0x0000_0000				
ISPADR	FMC_BA+0x004	R/W	ISP Address Register	0x0000_0000				
ISPDAT	FMC_BA+0x008	R/W	ISP Data Register	0x0000_0000				
ISPCMD	FMC_BA+0x00C	R/W	ISP Command Register	0x0000_0000				
ISPTRG	FMC_BA+0x010	R/W	ISP Trigger Register	0x0000_0000				
DFBADR	FMC_BA+0x014	R	Data Flash Start Address (AP ROM size is less than 128KB)	0x0001_F000				
DFBADR	FMC_BA+0x014	R	Data Flash Start Address (AP ROM size is equal to 128KB)	0x0000_0000				
FATCON	FMC_BA+0x018	R/W	Flash Access Window Control Register	0x0000_0000				



6.10 Flash Control Register Description

ISP Control Register (ISPCON)

Register	Offset	R/W	Description	Reset Value
ISPCON	FMC_BA+0x00	R/W	ISP Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
Reserved		ET		Reserved		PT				
7	6	5	4	3	2	1	0			
Reserved	ISPFF	LDUEN	CFGUEN	Reserved		BS	ISPEN			

Bits	Descriptions								
[31:15]	Reserved	Reserved	Reserved						
		Flash Era	se Time (wr	ite-protectio	n bits)				
		ET[2]	ET[1]	ET[0]	Erase Time (ms)				
		0	0	0	20 (default)				
		0	0	1	25				
[14:12]	ET[2:0]	0	1	0	30				
[14.12]	L1[2.0]	0	1	1	35				
		1	0	0	3				
		1	0	1	5				
		1	1	0	10				
		1	1	1	15				
[11]	Reserved	Reserved							



also functions as chip booting status flag, which can be used to check whe			Flash Pro	gram Time	(write-prote	ction bits)				
B:10 PT[2:0]			PT[2]	PT[1]	PT[0]	Program Time (us)				
Reserved			0	0	0	40	7			
[8:10] PT[2:0] Description Description			0	0	1	45				
0			0	1	0	50	\dashv			
1	[8:10]	PT[2:0]	0	1	1	55				
1			1	0	0	20				
1			1	0	1	25				
Reserved Reserved Reserved ISP Fail Flag (write-protection bit) This bit is set by hardware when a triggered ISP meets any of the following condition of the following condit			1	1	0	30	\dashv			
ISP Fail Flag (write-protection bit) This bit is set by hardware when a triggered ISP meets any of the following condition (1) APROM writes to itself (2) LDROM writes to itself (3) CONFIG is erased/programmed if CFGUEN is set to 0 (4) Destination address is illegal, such as over an available range Write 1 to clear.			1	1	1	35	\dashv			
This bit is set by hardware when a triggered ISP meets any of the following cond (1) APROM writes to itself (2) LDROM writes to itself (3) CONFIG is erased/programmed if CFGUEN is set to 0 (4) Destination address is illegal, such as over an available range Write 1 to clear. LDROM Update Enable (write-protection bit) LDROM update enable bit. 1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits [3:2] Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.	[7]	Reserved	Reserved							
This bit is set by hardware when a triggered ISP meets any of the following cond (1) APROM writes to itself (2) LDROM writes to itself (3) CONFIG is erased/programmed if CFGUEN is set to 0 (4) Destination address is illegal, such as over an available range Write 1 to clear. LDROM Update Enable (write-protection bit) LDROM update enable bit. 1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits [3:2] Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			ISP Fail F	lag (write-pr	otection bit)					
[6] ISPFF (2) LDROM writes to itself (3) CONFIG is erased/programmed if CFGUEN is set to 0 (4) Destination address is illegal, such as over an available range Write 1 to clear. LDROM Update Enable (write-protection bit) LDROM update enable bit. 1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits 0 = Disable ISP can update config-bits [3:2] Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively, also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.							he following conditions:			
(3) CONFIG is erased/programmed if CFGUEN is set to 0 (4) Destination address is illegal, such as over an available range Write 1 to clear. LDROM Update Enable (write-protection bit) LDROM update enable bit. 1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits 3 = Disable ISP can update config-bits Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively, also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			(1) APRO	M writes to it	tself					
(4) Destination address is illegal, such as over an available range Write 1 to clear. LDROM Update Enable (write-protection bit) LDROM update enable bit. 1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits [3:2] Reserved Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively, also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.	[6]	ISPFF	(2) LDROM writes to itself							
LDUEN LDROM Update Enable (write-protection bit) LDROM update enable bit. 1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated			(3) CONFI	(3) CONFIG is erased/programmed if CFGUEN is set to 0						
LDROM Update Enable (write-protection bit) LDROM update enable bit.			(4) Destination address is illegal, such as over an available range							
LDROM update enable bit. 1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits 8 = Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			Write 1 to	clear.						
1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits [3:2] Reserved Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			LDROM U	pdate Enab	ole (write-pro	otection bit)				
1 = LDROM can be updated when the chip runs in APROM 0 = LDROM can not be updated Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits [3:2] Reserved Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.	[5]	I DUFN	LDROM update enable bit.							
Enable Config-bits Update by ISP (write-protection bit) 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.	[0]		1 = LDRO							
[4] CFGUEN 1 = Enable ISP can update config-bits 0 = Disable ISP can update config-bits [3:2] Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively, also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			0 = LDRO	M can not be	e updated					
[3:2] Reserved Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			Enable Co	onfig-bits U	pdate by IS	P (write-protection bit)				
[3:2] Reserved Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively, also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.	[4]	CFGUEN	1 = Enable							
Boot Select (write-protection bit) Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			0 = Disable	e ISP can u	odate config	-bits				
Set/clear this bit to select next booting from LDROM/APROM, respectively. also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.	[3:2]	Reserved	Reserved							
also functions as chip booting status flag, which can be used to check whe booted from. This bit is initiated with the inversed value of CBS in Config0 after on reset; It keeps the same value at other reset.			Boot Sele	ct (write-pro	tection bit)					
	[1]	BS								
0 = boot from APROM										
ISP Enable (write-protection bit)			ISP Enabl	e (write-prof	tection bit)					
ISP function enable bit. Set this bit to enable ISP function.	ro1	IODE::		` .	,	t to enable ISP function.				
[0] ISPEN 1 = Enable ISP function	[O]	ISPEN	1 = Enable	ISP function	n					
0 = Disable ISP function			0 = Disable							

nuvoton

ISP Address (ISPADR)

Register	Offset	R/W	Description	Reset Value
ISPADR	FMC_BA+ 0x04	R/W	ISP Address Register	0x0000_0000

31	30	29	28	27	26	25	24				
ISPADR[31:24]											
23	22	21	20	19	18	17	16				
	ISPADR[23:16]										
15	14	13	12	11	10	9	8				
	ISPADR[15:8]										
7 6 5 4 3 2 1 0											
	ISPADR[7:0]										

Bits	Descriptions	
[31:0]	ISPADR	ISP Address NuMicro™ NUC100 Series equips with a maximum 32Kx32 embedded flash, it supports word program only. ISPADR[1:0] must be kept 00b for ISP operation.

- 568 -



ISP Data Register (ISPDAT)

Register	Offset	R/W	Description	Reset Value
ISPDAT	FMC_BA+ 0x08	R/W	ISP Data Register	0x0000_0000

31	30	29	28	27	26	25	24					
	ISPDAT[31:24]											
23	22	21	20	19	18	17	16					
	ISPDAT [23:16]											
15	14	13	12	11	10	9	8					
	ISPDAT [15:8]											
7	7 6 5 4 3 2 1 0											
	ISPDAT [7:0]											

Bits	Descriptions				
		ISP Data			
[31:0]	ISPDAT	Write data to this register before ISP program operation			
		Read data from this register after ISP read operation			



ISP Command (ISPCMD)

Register	Offset	R/W	Description	Reset Value
ISPCMD	FMC_BA+ 0x0C	R/W	ISP Command Register	0x0000_0000

31	30	29	28	27	26	25	24					
	Reserved											
23	22	21	20	19	18	17	16					
	Reserved											
15	14	13	12	11	10	9	8					
	Reserved											
7	6	5	4	3	2	1	0					
Rese	erved	FOEN	FCEN	FCTRL								

Bits	Descriptions	Descriptions									
[31:6]	Reserved	Reserved	Reserved								
[5]	FOEN	ISP Command ISP command table is s	SP Command SP command table is showed below:								
F41	FOEN	Operation Mode	FOEN	FCEN	FCTF	RL[3:0]					
[4]	FCEN	Read	0	0	0	0	0	0			
		Program	1	0	0	0	0	1			
[3:0]	FCTRL	Page Erase	1	0	0	0	1	0			

nuvoton

ISP Trigger Control Register (ISPTRG)

Register	Offset	R/W	Description	Reset Value
ISPTRG	FMC_BA+ 0x10	R/W	ISP Trigger Control Register	0x0000_0000

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
Reserved											

Bits	Descriptions					
[31:1]	Reserved	Reserved				
		ISP start trigger				
[0]		Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.				
		1 = ISP is on going				
		0 = ISP operation is finished				

nuvoton

Data Flash Base Address Register (DFBADR)

Register	Offset	R/W	Description	Reset Value
DFBADR	FMC_BA+ 0x14	R	Data flash Base Address	0x0001_F000

31	30	29	28	27	26	25	24		
DFBADR[31:23]									
23	22	21	20	19	18	17	16		
	DFBADR[23:16]								
15	14	13	12	11	10	9	8		
	DFBADR[15:8]								
7	6	5	4	3	2	1	0		
DFBADR[7:0]									

Bits	Descriptions					
	DFBADR	Data Flash Base Address				
[24:0]		This register indicates data flash start address. It is a read only register.				
[31:0]		For 128KB flash memory device, the data flash size is defined by user configuration, register content is loaded from Config1 when chip power on but for 64/32KB device, it is fixed at 0x0001_F000.				

- 572 -



Flash Access Time Control Register (FATCON)

Register	Offset	R/W	Description	Reset Value
FATCON	FMC_BA + 0x18	R/W	Flash Access Time Control Register	0x0000_0000

31	30	29	28	27 26		25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved					FATS[2:0]		FPSEN	

Bits	Descriptions									
[31:4]	Reserved	Reserved	Reserved							
[3:1]	FATS		ess Time Window Select (write-protection are used to decide flash sense amplifier at Access Time window (ns) 40 50 60 70 80 90 100 Reserved							
[0]	FPSEN	If CPU clos	Flash Power Save Enable (write-protection bit) If CPU clock is slower than 24 MHz, then s/w can enable flash power saving function. 1 = Enable flash power saving 0 = Disable flash power saving							



7 ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Oscillator Frequency	1/t _{CLCL}	4	24	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into VDD		-	120	mA
Maximum Current out of VSS			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.

Publication Release Date: Dec. 22, 2010

- 574 - Revision V1.06



7.2 DC Electrical Characteristics

7.2.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density DC Electrical Characteristics

(VDD-VSS=3.3V, TA = 25° C, FOSC = 50 MHz unless otherwise specified.)

PARAMETER	SYM. SPECIFICATION			CATION		TEST CONDITIONS
FARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	
Operation voltage	V_{DD}	2.5		5.5	٧	V _{DD} =2.5V ~ 5.5V up to 50 MHz
Power Ground	V _{SS} AV _{SS}	-0.3			V	
LDO Output Voltage	V _{LDO}	-10%	2.5	+10%	٧	V _{DD} > 2.7V
Analog Operating Voltage	AV _{DD}	0		V_{DD}	٧	
Analog Reference Voltage	Vref	0		AV_{DD}	V	
						V _{DD} = 5.5V@50MHz,
	I _{DD1}		54		mA	enable all IP and PLL, XTAL=12MHz
						V _{DD} = 5.5V@50MHz,
Operating Current Normal Run Mode	I _{DD2}		31		mA	disable all IP and enable PLL, XTAL=12MHz
@ 50MHz						$V_{DD} = 3V@50MHz,$
	I _{DD3}		51		mA	enable all IP and PLL, XTAL=12MHz
						$V_{DD} = 3V@50MHz,$
	I _{DD4}		28		mA	disable all IP and enable PLL, XTAL=12MHz
Operating Current						V _{DD} = 5.5V@12MHz,
Normal Run Mode @ 12MHz	I _{DD5}		22		mA	enable all IP and disable PLL, XTAL=12MHz
					_	V _{DD} = 5.5V@12MHz,
	I _{DD6}		14		mA	disable all IP and disable PLL, XTAL=12MHz
					_	$V_{DD} = 3V@12MHz,$
	I _{DD7}		20		mA	enable all IP and disable PLL, XTAL=12MHz



PARAMETER	SYM.		SPECIFICATION			TEST CONDITIONS	
FANAMETEN	STIVI.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
						V _{DD} = 3V@12MHz,	
	I _{DD8}		12		mA	disable all IP and disable PLL, XTAL=12MHz	
						V _{DD} = 5V@4MHz,	
	I _{DD9}		15		mA	enable all IP and disable PLL, XTAL=4MHz	
			4.4			$V_{DD} = 5V@4MHz,$	
Operating Current Normal Run Mode	I _{DD10}			disable all IP and disable PLL, XTAL=4MHz			
@ 4MHz			40			$V_{DD} = 3V@4MHz,$	
	I _{DD11}		13		mA	enable all IP and disable PLL, XTAL=4MHz	
						$V_{DD} = 3V@4MHz,$	
	I _{DD12}		9		mA	disable all IP and disable PLL, XTAL=4MHz	
	I _{IDLE1}		38		mA	V _{DD} = 5.5V@50MHz,	
						enable all IP and PLL, XTAL=12MHz	
	I _{IDLE2} 15					V _{DD} =5.5V@50MHz,	
Operating Current Idle Mode		15	mA.	mA	disable all IP and enable PLL, XTAL=12MHz		
@ 50MHz						$V_{DD} = 3V@50MHz,$	
	I _{IDLE3}		35		mA	enable all IP and PLL, XTAL=12MHz	
						$V_{DD} = 3V@50MHz,$	
	I _{IDLE4}		13		mA	disable all IP and enable PLL, XTAL=12MHz	
						$V_{DD} = 5.5V@12MHz,$	
	I _{IDLE5}		13		mA	enable all IP and disable PLL, XTAL=12MHz	
					_	V _{DD} = 5.5V@12MHz,	
Operating Current Idle Mode	I _{IDLE6}		5.5		mA	disable all IP and disable PLL, XTAL=12MHz	
@ 12MHz			4.5			$V_{DD} = 3V@12MHz,$	
	I _{IDLE7}		12		mA	enable all IP and disable PLL, XTAL=12MHz	
						$V_{DD} = 3V@12MHz,$	
	I _{IDLE8}		4		mA	disable all IP and disable PLL, XTAL=12MHz	

- 576 -



DADAMETER	CVM	,	SPECIFIC	ATION		TEST CONDITIONS
PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
						$V_{DD} = 5V@4MHz,$
	I _{IDLE9}		8.5		mA	enable all IP and disable PLL, XTAL=4MHz
						$V_{DD} = 5V@4MHz,$
Operating Current	I _{IDLE10}		3.5		mA	disable all IP and disable PLL, XTAL=4MHz
@ 4MHz						$V_{DD} = 3V@4MHz,$
(C) 111112	I _{IDLE11}		7		mA	enable all IP and disable PLL, XTAL=4MHz
						$V_{DD} = 3V@4MHz,$
	I _{IDLE12}		2.5		mA	disable all IP and disable PLL, XTAL=4MHz
	I _{PWD1}		23		μА	V _{DD} = 5.5V, RTC OFF, No load @ Disable BOV function
Standby Current	I _{PWD2}		18		μА	V _{DD} = 3.3V, RTC OFF, No load @ Disable BOV function
Power-down Mode	,		20		_	V_{DD} = 5.5V, RTC run , No load
(Deep Sleep Mode)	I _{PWD3}		28		μΑ	@ Disable BOV function
	I _{PWD4}		22		μΑ	V _{DD} = 3.3V, RTC run , No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I _{IN1}		-50	-60	μА	V_{DD} = 5.5V, V_{IN} = 0V or V_{IN} = V_{DD}
Input Current at /RESET[1]	I _{IN2}	-55	-45	-30	μА	V _{DD} = 3.3V, V _{IN} = 0.45V
Input Leakage Current PA, PB, PC, PD, PE	I _{LK}	-2	-	+2	μА	V _{DD} = 5.5V, 0 <v<sub>IN<v<sub>DD</v<sub></v<sub>
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I _{TL} ^[3]	-650	-	-200	μА	V _{DD} = 5.5V, V _{IN} <2.0V
Input Low Voltage PA, PB,	.,	-0.3	-	0.8	.,	V _{DD} = 4.5V
PC, PD, PE (TTL input)	V_{IL1}	-0.3	-	0.6	V	V _{DD} = 2.5V
Input High Voltage PA, PB,	V _{IH1}	2.0	-	V _{DD} +0.2	V	V _{DD} = 5.5V
PC, PD, PE (TTL input)	V IH1	1.5	-	V _{DD} +0.2		V _{DD} =3.0V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V _{IL2}				V	
Input High Voltage PA, PB, PC, PD, PE (Schmitt input)	V _{IH2}		0.2V _{DD}		V	
Hysteresis voltage of PA~PE (Schmitt input)	V_{HY}		0.2V _{DD}		V	



DADAMETED	SYM.	S	PECIFIC	CATION		TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Low Voltage XT1 ^[*2]	.,	0	-	0.8	.,	V _{DD} = 4.5V
Imput Low Voltage XTT	V_{IL3}	0	-	0.4	V	V _{DD} = 3.0V
Input High Voltage XT1 ^[*2]	V	3.5	ı	V _{DD} +0.2	٧	V _{DD} = 5.5V
input riight voltage XX i	V _{IH3}	2.4	1	V _{DD} +0.2		V _{DD} = 3.0V
Input Low Voltage X32I ^[*2]	V_{IL4}	0	1	0.4	٧	
Input High Voltage X32I ^[*2]	V _{IH4}	1.7		2.5	V	
Negative going threshold (Schmitt input), /RESET	V _{ILS}	-0.5	-	0.3V _{DD}	٧	
Positive going threshold (Schmitt input), /RESET	V _{IHS}	0.7V _{DD}	-	V _{DD} +0.5	٧	
Source Current PA, PB, PC,	I _{SR11}	-300	-370	-450	μА	V _{DD} = 4.5V, V _S = 2.4V
PD, PE (Quasi-bidirectional Mode)	I _{SR12}	-50	-70	-90	μА	V _{DD} = 2.7V, V _S = 2.2V
iwode)	I _{SR12}	-40	-60	-80	μА	V _{DD} = 2.5V, V _S = 2.0V
	I _{SR21}	-20	-24	-28	mA	V _{DD} = 4.5V, V _S = 2.4V
Source Current PA, PB, PC, PD, PE (Push-pull Mode)	I _{SR22}	-4	-6	-8	mA	V _{DD} = 2.7V, V _S = 2.2V
	I _{SR22}	-3	-5	-7	mA	$V_{DD} = 2.5V, V_{S} = 2.0V$
Sink Current PA, PB, PC, PD,	I _{SK1}	10	16	20	mA	$V_{DD} = 4.5V, V_S = 0.45V$
PE (Quasi-bidirectional and Push-pull Mode)	I _{SK1}	7	10	13	mA	$V_{DD} = 2.7V, V_S = 0.45V$
i usii-puii Mode)	I _{SK1}	6	9	12	mA	$V_{DD} = 2.5V, V_S = 0.45V$
Brownout voltage with BOV_VL [1:0] =00b	V _{BO2.2}	2.1	2.2	2.3	٧	
Brownout voltage with BOV_VL [1:0] =01b	V _{BO2.7}	2.6	2.7	2.8	V	
Brownout voltage with BOV_VL [1:0] =10b	V _{BO3.8}	3.7	3.8	3.9	V	
Brownout voltage with BOV_VL [1:0] =11b	V _{BO4.5}	4.4	4.5	4.6	V	
Hysteresis range of BOD voltage	V _{BH}	30	ı	150	mV	V _{DD} = 2.5V~5.5V

Note:

- 1. /RESET pin is a Schmitt trigger input.
- 2. Crystal Input is a CMOS input.
- 3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being externally driven from 1 to 0. In the condition of V_{DD} =5.5V, 5he transition current reaches its maximum value when V_{IN} approximates to 2V.



7.2.2 NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density DC Electrical Characteristics

(VDD-VSS=3.3V, TA = 25° C, FOSC = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	8	SPECIFIC	CATION		TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Operation voltage	V _{DD}	2.5		5.5	٧	V _{DD} =2.5V ~ 5.5V up to 50 MHz
Power Ground	V _{SS} AV _{SS}	-0.3			V	
LDO Output Voltage	V_{LDO}	-10%	2.5	+10%	V	V _{DD} > 2.7V
Analog Operating Voltage	AV_DD	0		V_{DD}	٧	
Analog Reference Voltage	Vref	0		AV_{DD}	V	
						V _{DD} = 5.5V@50MHz,
	I _{DD1}		46		mA	enable all IP and PLL, XTAL=12MHz
						V _{DD} = 5.5V@50MHz,
Operating Current	I _{DD2}		30		mA	disable all IP and enable PLL, XTAL=12MHz
Normal Run Mode @ 50MHz						V _{DD} = 3V@50MHz,
@ SUMH2	I _{DD3}		44		mA	enable all IP and PLL, XTAL=12MHz
						$V_{DD} = 3V@50MHz,$
	I _{DD4}		28		mA	disable all IP and enable PLL, XTAL=12MHz
						$V_{DD} = 5.5V@12MHz,$
	I _{DD5}		19		mA	enable all IP and disable PLL, XTAL=12MHz
						V _{DD} = 5.5V@12MHz,
Operating Current Normal Run Mode	I _{DD6}		13		mA	disable all IP and disable PLL, XTAL=12MHz
@ 12MHz						V _{DD} = 3V@12MHz,
	I _{DD7}		17		mA	enable all IP and disable PLL, XTAL=12MHz
						V _{DD} = 3V@12MHz,
	I _{DD8}		11.5		mA	disable all IP and disable PLL, XTAL=12MHz

- 579 -



PARAMETER	SYM.	5	SPECIFIC	CATION		TEST COMPITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
	I _{DD9}		13.5		mA	V _{DD} = 5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
Operating Current Normal Run Mode	I _{DD10}		10		mA	V _{DD} = 5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
@ 4MHz	I _{DD11}		12		mA	V _{DD} = 3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I _{DD12}		8		mA	V _{DD} = 3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	I _{IDLE1}		30		mA	V _{DD} = 5.5V@50MHz, enable all IP and PLL, XTAL=12MHz
Operating Current	I _{IDLE2}		13		mA	V _{DD} =5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz
Idle Mode @ 50MHz	I _{IDLE3}		28		mA	V _{DD} = 3V@50MHz, enable all IP and PLL, XTAL=12MHz
	I _{IDLE4}		12		mA	V _{DD} = 3V@50MHz, disable all IP and enable PLL, XTAL=12MHz
	I _{IDLE5}		11		mA	V _{DD} = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz
Operating Current	I _{IDLE6}		5		mA	V _{DD} = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz
@ 12MHz	MHz		mA	V _{DD} = 3V@12MHz, enable all IP and disable PLL, XTAL=12MHz		
	I _{IDLE8}		4		mA	V _{DD} = 3V@12MHz, disable all IP and disable PLL, XTAL=12MHz
Operating Current Idle Mode	I _{IDLE9}		7		mA	V _{DD} = 5V@4MHz, enable all IP and disable PLL, XTAL=4MHz

- 580 -



PARAMETER	SYM.	S	PECIFIC	CATION		TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	. TEST CONDITIONS
@ 4MHz	I _{IDLE10}		3.5		mA	V _{DD} = 5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	I _{IDLE11}		6		mA	V _{DD} = 3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I _{IDLE12}		2.5		mA	V _{DD} = 3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	I _{PWD1}		17		μА	V _{DD} = 5.5V, RTC OFF, No load @ Disable BOV function
Standby Current Power-down Mode	I _{PWD2}		14.5		μА	V _{DD} = 3.3V, RTC OFF, No load @ Disable BOV function
(Deep Sleep Mode)	I _{PWD3}		20		μА	V _{DD} = 5.5V, RTC run , No load @ Disable BOV function
	I _{PWD4}		17		μА	V _{DD} = 3.3V, RTC run , No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I _{IN1}		-50	-60	μΑ	V_{DD} = 5.5V, V_{IN} = 0V or V_{IN} = V_{DD}
Input Current at /RESET ^[1]	I _{IN2}	-55	-45	-30	μА	$V_{DD} = 3.3V, V_{IN} = 0.45V$
Input Leakage Current PA, PB, PC, PD, PE	I _{LK}	-2	-	+2	μА	V _{DD} = 5.5V, 0 <v<sub>IN<v<sub>DD</v<sub></v<sub>
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I _{TL} ^[3]	-650	-	-200	μА	V _{DD} = 5.5V, V _{IN} <2.0V
Input Low Voltage PA, PB,	V _{IL1}	-0.3	1	0.8	V	V _{DD} = 4.5V
PC, PD, PE (TTL input)	V IL1	-0.3	-	0.6	\ \ \	$V_{DD} = 2.5V$
Input High Voltage PA, PB,	V _{IH1}	2.0	-	V _{DD} +0.2	V	V _{DD} = 5.5V
PC, PD, PE (TTL input)	V IH1	1.5	-	V _{DD} +0.2	V	V _{DD} =3.0V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V_{IL2}	-0.5	1	0.2V _{DD}	V	
Input High Voltage PA, PB, PC, PD, PE (Schmitt input)	V _{IH2}	0.4V _{DD}	-	V _{DD} +0.5	٧	
Input Low Voltage XT1 ^[*2]	V_{IL3}	0	-	0.8	V	V _{DD} = 4.5V
,	VIL3	0	-	0.4	, v	V _{DD} = 3.0V
Input High Voltage XT1 ^[*2]	V_{IH3}	3.5	-	V _{DD} +0.2	V	V _{DD} = 5.5V
	7 11 13	2.4	-	V _{DD} +0.2		V _{DD} = 3.0V

- 581 -



PARAMETER	SYM.	S	PECIFIC	CATION		TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Low Voltage X32I ^[*2]	V _{IL4}	0	-	0.4	٧	
Input High Voltage X32I ^[*2]	V_{IH4}	1.7		2.5	٧	
Negative going threshold (Schmitt input), /RESET	V _{ILS}	-0.5	-	0.3V _{DD}	٧	
Positive going threshold (Schmitt input), /RESET	V _{IHS}	0.7V _{DD}	-	V _{DD} +0.5	V	
Source Current PA, PB, PC,	I _{SR11}	-300	-370	-450	μΑ	V _{DD} = 4.5V, V _S = 2.4V
PD, PE (Quasi-bidirectional Mode)	I _{SR12}	-50	-70	-90	μΑ	$V_{DD} = 2.7V, V_{S} = 2.2V$
ivioue)	I _{SR12}	-40	-60	-80	μΑ	V _{DD} = 2.5V, V _S = 2.0V
	I _{SR21}	-20	-24	-28	mA	V _{DD} = 4.5V, V _S = 2.4V
Source Current PA, PB, PC, PD, PE (Push-pull Mode)	I _{SR22}	-4	-6	-8	mA	$V_{DD} = 2.7V, V_{S} = 2.2V$
	I _{SR22}	-3	-5	-7	mA	V _{DD} = 2.5V, V _S = 2.0V
Sink Current PA, PB, PC, PD,	I _{SK1}	10	16	20	mA	V _{DD} = 4.5V, V _S = 0.45V
PE (Quasi-bidirectional and Push-pull Mode)	I _{SK1}	7	10	13	mA	$V_{DD} = 2.7V, V_{S} = 0.45V$
i usii-puii Mode)	I _{SK1}	6	9	12	mA	$V_{DD} = 2.5V, V_S = 0.45V$
Brownout voltage with BOV_VL [1:0] =00b	V _{BO2.2}	2.1	2.2	2.3	٧	
Brownout voltage with BOV_VL [1:0] =01b	V _{BO2.7}	2.6	2.7	2.8	٧	
Brownout voltage with BOV_VL [1:0] =10b	V _{BO3.8}	3.7	3.8	3.9	٧	
Brownout voltage with BOV_VL [1:0] =11b	V _{BO4.5}	4.4	4.5	4.6	٧	
Hysteresis range of BOD voltage	V_{BH}	30	1	150	mV	V _{DD} = 2.5V~5.5V


Note:

- 1. /RESET pin is a Schmitt trigger input.
- 2. Crystal Input is a CMOS input.
- 3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being externally driven from 1 to 0. In the condition of V_{DD} =5.5V, 5he transition current reaches its maximum value when V_{IN} approximates to 2V.


7.2.3 Operating Current Curve (Test condition: run NOP)

1. XTAL clock = 12 MHz, PLL disable, all-IP disable:

Unit: mA




2. XTAL clock = 12 MHz, PLL disable, all-IP enable Unit: mA



- 584 -


3. XTAL clock = 12 MHz, PLL enable, all-IP disable

Unit: mA



4. XTAL clock = 12 MHz, PLL enable, all-IP enable


Unit: mA



7.2.4 Idle Current Curve


1. XTAL clock = 12 MHz, PLL disable, all-IP disable

Unit: mA




2. XTAL clock = 12 MHz, PLL disable, all-IP enable

Unit: mA




3. XTAL clock = 12 MHz, PLL enable, all-IP disable

Unit: mA



4. XTAL clock = 12 MHz, PLL enable, all-IP enable

Unit: mA







7.2.5 Power Down Current Curve

XTAL clock = 12 MHz, PLL Disable

Unit: mA



7.3 AC Electrical Characteristics



Note: Duty cycle is 50%.

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
t _{CHCX}	Clock High Time		20	-	-	nS
t _{CLCX}	Clock Low Time		20	-	-	nS
t _{CLCH}	Clock Rise Time		-	-	10	nS
t _{CHCL}	Clock Fall Time		-	-	10	nS

7.3.1 External 4~24MHz Crystal

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	$^{\circ}\!\mathbb{C}$
VDD	-	2.5	5	5.5	V

7.3.1.1 Typical Crystal Application Circuits

CRYSTAL	C1	C2	R
4MHz ~ 24 MHz	without	without	without




Figure 7-1 Typical Crystal Application Circuit



7.3.2 External 32.768 kHz Crystal

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	-	32.768	-	kHz
Temperature	-	-40	-	85	$^{\circ}\!\mathbb{C}$
VDD	-	2.5	-	5.5	V

7.3.3 Internal 22.1184 MHz Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage ^[1]	-	2.5	-	5.5	V
Center Frequency	-	-	22.1184	-	MHz
	+25 C; V _{DD} =5V	-1	-	+1	%
Calibrated Internal Oscillator Frequency	-40 C~+85 C; VDD=2.5V~5.5V	-3	-	+3	%
Operation Current	V _{DD} =5V	-	500	-	uA

7.3.4 Internal 10 kHz Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage ^[1]	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
	+25 C; V _{DD} =5V	-30	-	+30	%
Calibrated Internal Oscillator Frequency	-40 C~+85 C; V _{DD} =2.5V~5.5V	-50	-	+50	%

Note: Internal operation voltage comes from LDO.



7.4 Analog Characteristics

7.4.1 Specification of 12-bit SARADC

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
-	Resolution	-	-	12	Bit
DNL	Differential nonlinearity error	-	±3	-	LSB
INL	Integral nonlinearity error	-	±4	-	LSB
EO	Offset error	-	±1	10	LSB
EG	Gain error (Transfer gain)	-	1	1.005	-
-	Monotonic	C	Suarantee	d	
FADC	ADC clock frequency	-	-	20	MHz
TCAL	Calibration time	-	127	-	Clock
TS	Sample time	-	7	-	Clock
TADC	Conversion time	-	13	-	Clock
FS	Sample rate	-	-	600	K SPS
VLDO	Supply voltage	-	2.5	-	V
VADD	Supply voltage	3	-	5.5	V
IDD	Supply current (Avg.)	-	0.5	-	mA
IDDA	Supply culterit (Avg.)	-	1.5	-	mA
VREF	Reference voltage		VDDA	-	V
IREFP	Reference current (Avg.)		1	-	mA
VIN	Reference voltage	0	-	VREF	V
CIN	Capacitance	-	5	-	pF



7.4.2 Specification of LDO & Power management

PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Input Voltage	2.7	5	5.5	V	V _{DD} input voltage
Output Voltage	-10%	2.5	+10%	V	V _{DD} > 2.7V
Temperature	-40	25	85	$^{\circ}\!\mathbb{C}$	
Quiescent Current (PD=0)	-	100	-	uA	
Quiescent Current (PD=1)	-	5	-	uA	
lload (PD=0)	-	-	100	mA	
lload (PD=1)	-	-	100	uA	
Cbp	-	1	-	uF	Resr=1ohm
Cload	-	250	-	pF	

Note:

- 592 -

^{1.} It is recommended that a 10uF or higher capacitor and a 100nF bypass capacitor are connected between VDD and the closest VSS pin of the device.

^{2.} For ensuring power stability, a 4.7uF or higher capacitor must be connected between LDO pin and the closest VSS pin of the device. Also a 100nF bypass capacitor between LDO and VSS help suppressing output noise.



7.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	1.7	-	5.5	٧
Quiescent current	VDD5V=5.5V	-	-	5	uA
Temperature	-	-40	25	85	$^{\circ}$ C
	Temperature=25°	1.7	2.0	2.3	V
Threshold voltage	Temperature=-40°	ı	2.4	-	V
	Temperature=85°	1	1.6	-	V
Hysteresis	-	0	0	0	V

7.4.4 Specification of Brownout Detector

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AVDD=5.5V	-	-	125	μA
Temperature	-	-40	25	85	$^{\circ}\!\mathbb{C}$
	BOV_VL[1:0]=11	4.4	4.5	4.6	V
Brown-out voltage	BOV_VL [1:0]=10	3.7	3.8	3.9	V
Brown out rollago	BOV_VL [1:0]=01	2.6	2.7	2.8	V
	BOV_VL [1:0]=00	2.1	2.2	2.3	V
Hysteresis	-	30	-	150	mV

7.4.5 Specification of Power-On Reset (5V)

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	$^{\circ}\!\mathbb{C}$
Reset voltage	V+	-	2	-	V
Quiescent current	Vin>reset voltage	-	1	1	nA

7.4.6 Specification of Temperature Sensor

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
-----------	------------	------	------	------	------	--



Supply voltage ^[1]		2.5	-	5.5	V
Temperature		-40	-	125	$^{\circ}\mathbb{C}$
Current consumption		6.4	-	10.5	uA
Gain		-1.95	-2	-2.05	mV/°C
Offset	Temp=0 °C	688	708	730	mV

Note: Internal operation voltage comes form LDO.

7.4.7 Specification of Comparator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	$^{\circ}\!\mathbb{C}$
VDD	-	2.4	3	5.5	V
VDD current	20uA@VDD=3V	-	20	40	uA
Input offset voltage	-	-	5	15	mV
Output swing	-	0.1	-	VDD-0.1	V
Input common mode range	-	0.1	-	VDD-1.2	V
DC gain	-	-	70	-	dB
Propagation delay	@VCM=1.2V & VDIFF=0.1V	-	200	-	ns
Comparison voltage	20mV@VCM=1V 50mV@VCM=0.1V 50mV@VCM=VDD-1.2 @10mV for non- hysteresis	10	20	-	mV
Hysteresis	One bit control W/O & W. hysteresis @VCM=0.4V ~ VDD-1.2V	-	±10	-	mV
Wake up time	@CINP=1.3V CINN=1.2V	-	-	2	us



7.4.8 Specification of USB PHY

7.4.8.1 USB DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input high (driven)		2.0			V
V _{IL}	Input low				0.8	٧
V _{DI}	Differential input sensitivity	PADP-PADM	0.2			٧
V _{CM}	Differential common-mode range	Includes V _{DI} range	0.8		2.5	٧
V _{SE}	Single-ended receiver threshold		0.8		2.0	٧
	Receiver hysteresis			200		mV
V _{OL}	Output low (driven)	0			0.3	V
V _{OH}	Output high (driven)		2.8		3.6	٧
V _{CRS}	Output signal cross voltage		1.3		2.0	V
R _{PU}	Pull-up resistor		1.425		1.575	kΩ
R _{PD}	Pull-down resistor		14.25		15.75	kΩ
V_{TRM}	Termination Voltage for upstream port pull up (RPU)	3.0		3.6	V	
Z _{DRV}	Driver output resistance	Steady state drive*		10		Ω
C _{IN}	Transceiver capacitance	Pin to GND			20	pF

^{*}Driver output resistance doesn't include series resistor resistance.

7.4.8.2 USB Full-Speed Driver Electrical Characteristics


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T _{FR}	Rise Time	C _L =50p	4		20	ns
T _{FF}	Fall Time	C _L =50p	4		20	ns
T _{FRFF}	Rise and fall time matching	$T_{FRFF}=T_{FR}/T_{FF}$	90		111.11	%

7.4.8.3 USB Power Dissipation

SYMBOL	PARAMETER		CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{VDDREG}			Standby		50		uA
(Full	VDDD and VDDREG S Current (Steady State)	Supply	Input mode				uA
Speed)			Output mode				uA

8 PACKAGE DIMENSIONS


8.1 100L LQFP (14x14x1.4 mm footprint 2.0mm)




Publication Release Date: Dec. 22, 2010 Revision V1.06

- 596 -

8.2 64L LQFP (10x10x1.4mm footprint 2.0 mm)



8.3 48L LQFP (7x7x1.4mm footprint 2.0mm)



- 598 -

NuMicro™ NUC100 Series Technical Reference Manual



9 REVISION HISTORY

VERSION	DATE	PAGE/ CHAP.	DESCRIPTION		
V1.00	March 27, 2010	-	Preliminary version initial issued		
		Page 529	Correct the error in CBOV[1:0] of Config0		
V1.01	April 23, 2010	1 ago 020	2. Add NUC101 QFN 36-pin parts		
		-	3. Add current curve in DC characteristics.		
V1.02	May 5, 2010	-	Revise NUC101 selection guide.		
V1.03	luna 7, 2010	Chap 5.6	Update the section content of I2C Serial Interface Controller.		
V 1.03	June 7, 2010	Chap 5.8	2. Update the section content of Real Time Clock (RTC).		
V1.04	Aug. 23, 2010	Page 55	Modify Pin Description		
V 1.04	Aug. 23, 2010	Page 575	2. Modify operation current of DC characteristics		
		Page 390	1. Add RS485 for low density		
V1.05	Sep. 14, 2010	Page 375	2. Correct the WDT bit length		
		Page 541	3. Add EBI interface for low density		
		Chap 5.10	Modify TIMER feature description and add function description		
V1.06	Dec. 22, 2010	Chap 5.7.6	2. Modify CCR0 and PIER bit description		
		-	3. Remove NUC101 series		

NuMicro™ NUC100 Series Technical Reference Manual



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners

Publication Release Date: Dec. 22, 2010 Revision V1.06

- 600 -