

2.5V to 4.5V, Input 0.6A Integrated FET 1ch Synchronous Buck Converter

BD9161FVM-LB

General Description

This product guarantees long time support in Industrial market.

ROHM's high efficiency step-down switching regulator BD9161FVM-LB is a power supply designed to produce 1.2volts (low voltage) from 3.3volts power supply line. Offers high efficiency with our original pulse skip control technology and synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

Features

- Long Time Support Product for Industrial Applications.
- Fast Transient Response with Current Mode PWM Control System.
- Highly Efficiency with Synchronous Rectifier. (Nch/Pch FET)
- 100% Duty Ratio.
- Soft-Start Function.
- Thermal Protection and ULVO Functions.
- Short-Current Protection Circuit with Time Delay Function.
- Shutdown Function.

Applications

- Industrial Equipment
- Power Supply for HDD, DVD and CPU, ASIC
- Secondary Power Supply

Key Specifications

- Input Voltage Range: 2.5V to 4.5V
- Output Voltage Range: 1.0V to 3.3V
- Output Current: 0.6A(Max)
- Switching Frequency: 1MHz(Typ)
- Pch FET On Resistance: 0.35Ω(Typ)
- Nch FET On Resistance: 0.37Ω(Typ)
- Standby Current: 0μA (Typ)
- Operating Temperature Range: -25°C to +85°C

Package

MSOP8

W(Typ) x D(Typ) x H(Max)

2.90mm x4.00mm x 0.90mm



Typical Application Circuit




Figure 1. Typical Application Circuit

Pin Configuration

(TOP VIEW)




Figure 2. Pin Configuration

Pin Description

| Pin No. | Pin Name | Function |
|---------|----------|---|
| 1 | ADJ | Output voltage Feedback pin (Adjustable) |
| 2 | ITH | GmAmp output pin/Connected phase compensation capacitor |
| 3 | EN | Enable pin (Active High) |
| 4 | GND | Ground |
| 5 | PGND | Nch FET source pin |
| 6 | SW | Pch/Nch FET drain output pin |
| 7 | PVcc | Pch FET source pin |
| 8 | Vcc | Vcc power supply input pin |

Block Diagram




Figure 3. Block Diagram

Description of Block

BD9161FVM-LB is a synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM™ (Simple Light Load Mode) operation for lighter load to improve efficiency.

○Current mode PWM control

Synthesizes a PWM control signal with an inductor current feedback loop added to the voltage feedback.


• PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 1 MHz. SET signal from OSC turns ON a P-channel MOS FET (while a N-channel MOS FET is turned OFF), and an inductor current I_L increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from I_L) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the P-channel MOS FET (while a N-channel MOS FET is turned ON) for the rest of the fixed period. The PWM control repeats this operation.

Offers fast transient response with current mode control system.

Conventional product (V_{OUT} of which is 2.5 volts)

BD9161FVM-LB (Load response $I_O=250mA \rightarrow 500mA$)



Voltage drop due to sudden change in load was reduced by about 50%.

Figure 4. Comparison of transient response

• SLLM™ (Simple Light Load Mode) control

When the control mode is shifted from PWM for heavier load to the one for lighter load or vice versa, the switching pulse is designed to turn OFF with the device held operated in normal PWM control loop, which allows linear operation without voltage drop or deterioration in transient response during the mode switching from light load to heavy load or vice versa.

Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF and the switching pulses are thinned out under control. Activating the switching intermittently reduces the switching dissipation and improves the efficiency.




Figure 5. Efficiency

Description of Block - continued

- 100% Duty control

Max duty is 100%. (@ Pch MOS FET always ON) In usual PWM control, in case output voltage cannot keep (ex, drop of input voltage), oscillation frequency becomes lower and finally it becomes 100% duty. The output voltage is a value that depends only by on a voltage hang from the input voltage to Pch MOS FET, and can keep the output voltage even with the low input voltage.




Figure 6. Diagram of current mode PWM control




Figure 7. PWM switching timing chart




Figure 8. SLLM™ switching timing chart

Description of Operations - continued

- Soft-start function
EN terminal shifted to “High” activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.
- Shutdown function
With EN terminal shifted to “Low”, the device turns to Standby Mode, and all the function blocks including reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is 0 μ F (Typ).
- UVLO function
Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 50mV (Typ) is provided to prevent output chattering.




Figure 9. Soft start, Shutdown, UVLO timing chart

- Short-current protection circuit with time delay function
Turns OFF the output to protect the IC from breakdown when the incorporated current limiter is activated continuously for the fixed time (T_{LATCH}) or more. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking UVLO.




Figure 10. Short-current protection circuit with time delay timing chart

Absolute Maximum Ratings(Ta=25°C)

| Parameter | Symbol | Rating | Unit |
|-----------------------------|------------------|--------------------------------|------|
| V _{CC} Voltage | V _{CC} | -0.3 to +7 ^(Note 1) | V |
| PV _{CC} Voltage | PV _{CC} | -0.3 to +7 ^(Note 1) | V |
| EN Voltage | EN | -0.3 to +7 | V |
| SW, ITH Voltage | SW, ITH | -0.3 to +7 | V |
| Power Dissipation 1 | Pd1 | 387.5 ^(Note 2) | mW |
| Power Dissipation 2 | Pd2 | 587.4 ^(Note 3) | mW |
| Operating Temperature Range | Topr | -25 to +85 | °C |
| Storage Temperature Range | Tstg | -55 to +150 | °C |
| EN Voltage | Tjmax | +150 | °C |

(Note 1) Pd should not be exceeded.

(Note 2) Derating is done 3.1mW/°C for temperatures above Ta=25°C

(Note 3) Derating is done 4.7mW/°C for temperatures above Ta=25°C, Mounted on 70mm × 70mm × 1.6mm Glass Epoxy PCB.

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions(Ta=25°C)

| Parameter | Symbol | Min | Typ | Max | Unit |
|--------------------------------|--------------------------------------|-----|-----|-----------------|------|
| V _{CC} Voltage | V _{CC} ^(Note 4) | 2.5 | 3.3 | 4.5 | V |
| PV _{CC} Voltage | PV _{CC} ^(Note 4) | 2.5 | 3.3 | 4.5 | V |
| EN Voltage | EN | 0 | - | V _{CC} | V |
| Output Voltage Setting Range | SW, ITH | 1.0 | - | 3.3 | V |
| SW, ITH Average Output Current | I _{SW} ^(Note 4) | - | - | 0.6 | A |

(Note 4) Pd should not be exceeded.

Electrical Characteristics(Unless otherwise specified Ta=25°C V_{CC}=PV_{CC}=3.3V EN=V_{CC})

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
|--|--------------------|-------|-----------------|-------|------|------------------------|
| Standby Supply Current | I _{STB} | - | 0 | 10 | μA | EN=GND |
| Operating Supply Current | I _{CC} | - | 200 | 400 | μA | |
| EN Low Voltage | V _{ENL} | - | GND | 0.8 | V | Standby mode |
| EN High Voltage | V _{ENH} | 2.0 | V _{CC} | - | V | Active mode |
| EN Input Current | I _{EN} | - | 1 | 10 | μA | V _{EN} =3.3V |
| Switching Frequency | F _{OSC} | 0.8 | 1 | 1.2 | MHz | |
| Pch FET ON Resistance | R _{ONP} | - | 0.35 | 0.6 | Ω | PV _{CC} =3.3V |
| Nch FET ON Resistance | R _{ONN} | - | 0.37 | 0.68 | Ω | PV _{CC} =3.3V |
| Output Voltage | V _{OUT} | 0.784 | 0.8 | 0.816 | V | |
| ITH Sink Current | I _{THSI} | 10 | 20 | - | μA | V _{OUT} =H |
| ITH Source Current | I _{THSO} | 10 | 20 | - | μA | V _{OUT} =L |
| UVLO Threshold Voltage | V _{UVLO1} | 2.2 | 2.3 | 2.4 | V | V _{CC} =H→L |
| UVLO Hysteresis Voltage | V _{UVLO2} | 2.22 | 2.35 | 2.5 | V | V _{CC} =L→H |
| Soft Start Time | T _{SS} | 0.5 | 1 | 2 | ms | |
| Timer Latch Time | T _{LATCH} | 1 | 2 | 3 | ms | SCP/TSD operated |
| Output Short Circuit Threshold Voltage | V _{SCP} | - | 0.4 | 0.56 | V | V _{OUT} =H→L |

Typical Performance Curves




Figure 11. V_{OUT} VS V_{CC}




Figure 12. V_{OUT} VS V_{EN}




Figure 13. V_{OUT} VS I_{OUT}




Figure 14. V_{OUT} VS T_a

Typical Performance Curves - continued




Figure 15. Efficiency




Figure 16. fosc VS Ta




Figure 17. Ron VS Ta




Figure 18. VEN VS Ta

Typical Performance Curves - continued




Figure 19. fosc VS V_{CC}




Figure 20. Soft start waveform




Figure 21. SW waveform I_o=10mA




Figure 22. SW waveform I_o=500mA

Typical Performance Curves - continued




Figure 23. SW waveform $I_o=600\text{mA}$




Figure 24. Transient response $I_o=250\text{mA} \rightarrow 500\text{mA}(10\mu\text{s})$




Figure 25. Transient response $I_o=500\text{mA} \rightarrow 250\text{mA}(10\mu\text{s})$

Application Example




Figure 26. PCB layout

- ① For the sections drawn with heavy line, use thick conductor pattern as short as possible.
- ② Lay out the input ceramic capacitor C_{IN} closer to the pins PV_{CC} and $PGND$, and the output capacitor C_O closer to the pin $PGND$.
- ③ Lay out C_{ITH} and R_{ITH} between the pins ITH and GND as neat as possible with least necessary wiring.

Recommended Component Lists With Above Applications

| Symbol | Type | Value | | Manufacturer | Part Number | | |
|-----------|-------------------|----------------|---------------|--------------|-------------------|--------|--------------|
| L | Coil | 4.7 μ H | | TDK | VLF5014AT-4R7M1R1 | | |
| | | | | Sumida | CMD6D11B | | |
| R_{IN} | Resistance | 10 Ω | | ROHM | MCR03 Series | | |
| C_{IN} | Ceramic capacitor | 10 μ F | | Kyocera | CM316X5R106K10A | | |
| C_O | Ceramic capacitor | 10 μ F | | Kyocera | CM316X5R106K10A | | |
| | | $V_{OUT}=1.0V$ | 820pF | | | murata | GRM18 Series |
| | | $V_{OUT}=1.2V$ | 560pF | | | murata | GRM18 Series |
| | | $V_{OUT}=1.5V$ | 470pF | | | murata | GRM18 Series |
| | | $V_{OUT}=1.8V$ | 470pF | | | murata | GRM18 Series |
| | | $V_{OUT}=2.5V$ | 330pF | murata | GRM18 Series | | |
| R_{ITH} | Resistance | $V_{OUT}=1.0V$ | 6.8k Ω | Rohm | MCR03 Series | | |
| | | $V_{OUT}=1.2V$ | 8.2 Ω | Rohm | MCR03 Series | | |
| | | $V_{OUT}=1.5V$ | 12k Ω | Rohm | MCR03 Series | | |
| | | $V_{OUT}=1.8V$ | 12k Ω | Rohm | MCR03 Series | | |
| | | $V_{OUT}=2.5V$ | 15k Ω | Rohm | MCR03 Series | | |

The parts list presented above is an example of recommended parts. Although the parts are sound, actual circuit characteristics should be checked on your application carefully before use. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these margins. When switching noise is substantial and may impact the system, a low pass filter should be inserted between the V_{CC} and PV_{CC} pins, and a schottky barrier diode established between the SW and $PGND$ pins.

Selection of Components Externally Connected

1. Selection of inductor (L)




Figure 27. Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta I_L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{L \times V_{CC} \times f} \quad [A] \dots (1)$$

Appropriate ripple current at output should be 20 to 30% more or less of the maximum output current.

$$\Delta I_L = 0.25 \times I_{OUTmax} \quad [A] \dots (2)$$

$$L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{\Delta I_L \times V_{CC} \times f} \quad [H] \dots (3)$$

(ΔI_L : Output ripple current, and f: Switching frequency)

Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

If $V_{CC}=3.3V$, $V_{OUT}=2.5V$, $f=1MHz$, $\Delta I_L=0.25 \times 0.6A=0.15A$

$$L \geq \frac{(3.3-2.5) \times 2.5}{0.15 \times 3.3 \times 1M} \geq 4.04\mu$$

Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Figure 28. Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage. Output ripple voltage is determined by the equation (4) :

$$\Delta V_{OUT} = \Delta I_L \times ESR \quad [V] \dots (4)$$

(ΔI_L : Output ripple current, ESR: Equivalent series resistance of output capacitor)

*Rating of the capacitor should be determined allowing sufficient margin against output voltage. Less ESR allows reduction in output ripple voltage.

Inappropriate capacitance may cause problem in startup. A 10 μF to 100 μF ceramic capacitor is recommended.

3. Selection of input capacitor (Cin)




Figure 29. Input capacitor

Input capacitor to select must be a low ESR capacitor of the capacitance sufficient to cope with high ripple current to prevent high transient voltage. The ripple current IRMS is given by the equation (5):

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT} (V_{CC} - V_{OUT})}}{V_{CC}} \quad [A] \dots (5)$$

< Worst case > $I_{RMS(max)}$

When V_{CC} is twice the V_{OUT} , $I_{RMS} = \frac{I_{OUT}}{2}$

If $V_{CC}=3.3V$, $V_{OUT}=2.5V$, $I_{OUTmax}=0.6A$

$$I_{RMS} = 0.6 \times \frac{\sqrt{2.5(3.3-2.5)}}{5} = 0.284 \quad [A_{RMS}]$$

A low ESR 10 μF /10V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.

4. Determination of RITH, CITH that works as a phase compensator

As the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. So, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.




Figure 30. Open loop gain characteristics

$$f_p = \frac{1}{2\pi \times R_o \times C_o}$$

$$f_z(ESR) = \frac{1}{2\pi \times E_{SR} \times C_o}$$

Pole at power amplifier

When the output current decreases, the load resistance R_o increases and the pole frequency lowers.

$$f_{p(Min)} = \frac{1}{2\pi \times R_{oMax} \times C_o} \text{ [Hz]} \leftarrow \text{with lighter load}$$

$$f_{p(Max)} = \frac{1}{2\pi \times R_{oMin} \times C_o} \text{ [Hz]} \leftarrow \text{with heavier load}$$

Zero at power amplifier

Increasing capacitance of the output capacitor lowers the pole frequency while the zero frequency does not change. (This is because when the capacitance is doubled, the capacitor ESR reduces to half.)

$$f_z(Amp) = \frac{1}{2\pi \times R_{ITH} \times C_{ITH}}$$




Figure 31. Error amp phase compensation characteristics




Figure 32. Typical application

Stable feedback loop may be achieved by canceling the pole f_p (Min) produced by the output capacitor and the load resistance with CR zero correction by the error amplifier.

$$f_z(Amp) = f_p(Min)$$

$$\rightarrow \frac{1}{2\pi \times R_{ITH} \times C_{ITH}} = \frac{1}{2\pi \times R_{oMax} \times C_o}$$

5. Determination of output voltage

The output voltage V_{OUT} is determined by the equation (6):

$$V_{OUT} = (R_2/R_1 + 1) \times V_{ADJ} \dots (6) \quad V_{ADJ}: \text{Voltage at ADJ terminal (0.8V Typ)}$$

With R_1 and R_2 adjusted, the output voltage may be determined as required.

(Adjustable output voltage range : 1.0V to 3.3V)

Use 1 kΩ to 100 kΩ resistor for R_1 . If a resistor of the resistance higher than 100 kΩ is used, check the assembled set carefully for ripple voltage etc.




Figure 33. Determination of output voltage

Switching Regulator Efficiency

Efficiency η may be expressed by the equation shown below:

$$\eta = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}} \times 100[\%] = \frac{P_{OUT}}{P_{IN}} \times 100[\%] = \frac{P_{OUT}}{P_{OUT} + P_{D\alpha}} \times 100[\%]$$

Efficiency may be improved by reducing the switching regulator power dissipation factors $P_{D\alpha}$ as follows:

Dissipation factors:

- 1) ON resistance dissipation of inductor and FET : PD(I²R)
- 2) Gate charge/discharge dissipation : PD(Gate)
- 3) Switching dissipation : PD(SW)
- 4) ESR dissipation of capacitor : PD(ESR)
- 5) Operating current dissipation of IC : PD(IC)

1) PD(I²R)=I_{OUT}²×(R_{COIL}+R_{ON}) (R_{COIL} [Ω] : DC resistance of inductor, R_{ON} [Ω] : ON resistance of FET
I_{OUT} [A] : Output current.)

2)PD(Gate)=C_{gs}×f×V (C_{gs}[F] : Gate capacitance of FET, f[H] : Switching frequency, V[V] : Gate driving voltage of FET)

3)PD(SW)= $\frac{V_{in}^2 \times C_{RSS} \times I_{OUT} \times f}{I_{DRIVE}}$ (C_{RSS}[F] : Reverse transfer capacitance of FET, I_{DRIVE}[A] : Peak current of gate.)

4)PD(ESR)= I_{RMS}²×ESR (I_{RMS} [A] : Ripple current of capacitor, ESR[Ω] : Equivalent series resistance.)

5)PD(IC)= V_{in}×I_{CC} (I_{CC} [A] : Circuit current.)

Power Dissipation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered. Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.




Figure 34. Thermal derating curve (MSOP8)

$$P = I_{OUT}^2 \times (R_{ON})$$

$$R_{ON} = D \times R_{ONP} + (1-D) \times R_{ONN}$$

D : ON duty (=V_{OUT}/V_{CC})
 R_{ONP} : ON resistance of P-channel MOS FET
 R_{ONN} : ON resistance of N-channel MOS FET
 I_{OUT} : Output current

If V_{CC}=3.3V, V_{OUT}=2.5V, R_{ONP}=0.35Ω, R_{ONN}=0.37Ω, I_{OUT}=0.6A, for example,

$$D = V_{OUT} / V_{CC} = 2.5 / 3.3 = 0.758$$

$$R_{ON} = 0.758 \times 0.35 + (1 - 0.758) \times 0.37$$

$$= 0.2653 + 0.08954$$

$$= 0.35484 [\Omega]$$

$$P = 0.6^2 \times 0.35484 \approx 127.7 [mW]$$

As R_{ONP} is greater than R_{ONN} in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

I/O equivalence circuit




Figure 35. I/O equivalence circuit

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes – continued

11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When $GND > Pin A$ and $GND > Pin B$, the P-N junction operates as a parasitic diode.
When $GND > Pin B$, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 36. Example of monolithic IC structure

13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

15. Thermal Shutdown Circuit(TSD)


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (T_j) will rise which will activate the TSD circuit that will turn OFF all output pins. When the T_j falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


16. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

Ordering Information





Marking Diagrams



Physical Dimension, Tape and Reel Information

| | |
|--------------|-------|
| Package Name | MSOP8 |
|--------------|-------|



Revision History

| Date | Revision | Changes |
|-------------|----------|--|
| 06.Sep.2013 | 001 | New Release |
| 21.Feb.2014 | 002 | Delete sentence "and log life cycle" in General Description and Futures. |

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
|-----------|-----------|------------|-----------|
| CLASS III | CLASS III | CLASS II b | CLASS III |
| CLASS IV | | CLASS III | |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.